Patents by Inventor Pieter Vorenkamp
Pieter Vorenkamp has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190026625Abstract: Disclosed herein is a method for automatically generating an integrated circuit. The method includes receiving a behavioral description of at least the first layer of the neural network, converting the behavioral description of the first layer of the neural network into the computational graph, converting a computational graph to a circuit netlist based on a correlation of: (i) operations described in the computational graph, and (ii) an analog cell library including a plurality of predetermined circuit blocks that describe known neural network operations, generating a circuit layout that corresponds to at least a first layer of a neural network, and performing additional actions configured to cause generation of the integrated circuit based on the circuit layout. In some situations, the behavioral description defines an architecture of machine learning logic that represents at least a portion of the neural network.Type: ApplicationFiled: July 18, 2018Publication date: January 24, 2019Applicant: SyntiantInventors: Pieter Vorenkamp, Kurt F. Busch, Stephen W. Bailey, Jeremiah H. Holleman, III
-
Publication number: 20190026629Abstract: Disclosed herein is a neuromorphic integrated circuit including, in some embodiments, an erasable memory sector including an analog multiplier array of two-quadrant multipliers, the two-quadrant multipliers including cells configured to accept repeated pulses to set weight values for the cells within a tolerance for the weight values of the cells. Also disclosed herein is a method including, in some embodiments, erasing a memory sector of an integrated circuit including an analog multiplier array of two-quadrant multipliers; applying a first set of programming pulses to cells of the two-quadrant multipliers to set weight values for the cells; determining whether or not the weight values of the cells are within a tolerance for the weight values of the cells; and applying a second set of programming pulses to complement cells of the two-quadrant multipliers to compensate for cells not within the tolerance for the weight values of the cell.Type: ApplicationFiled: July 18, 2018Publication date: January 24, 2019Applicant: SyntiantInventors: Kurt F. Busch, Jeremiah H. Holleman, III, Pieter Vorenkamp, Stephen W. Bailey
-
Publication number: 20180308791Abstract: Semiconductor devices and manufacturing methods are provided for using a Recon interposer that provides a high density interface between the active semiconductor die and the semiconductor substrate and also provides the pitch fan-out. For example, a circuit assembly includes a silicon pad layer including a plurality of metal pads, each metal pad configured to receive a corresponding bump of a plurality of bumps. The circuit assembly further includes an oxide layer disposed on the silicon pad layer and an interposer dielectric layer disposed on the oxide layer. The interposer dielectric layer includes a plurality of routing traces that connect a top surface of the redistribution layer to a bottom surface of the interposer dielectric layer.Type: ApplicationFiled: June 25, 2018Publication date: October 25, 2018Applicant: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Sam Ziqun ZHAO, Sam Komarapalayam KARIKALAN, Edward LAW, Rezaur Rahman KHAN, Pieter VORENKAMP
-
Patent number: 10008439Abstract: Semiconductor devices and manufacturing methods are provided for using a Recon interposer that provides a high density interface between the active semiconductor die and the semiconductor substrate and also provides the pitch fan-out. For example, a circuit assembly includes a silicon pad layer including a plurality of metal pads, each metal pad configured to receive a corresponding bump of a plurality of bumps. The circuit assembly further includes an oxide layer disposed on the silicon pad layer and an interposer dielectric layer disposed on the oxide layer. The interposer dielectric layer includes a plurality of routing traces that connect a top surface of the redistribution layer to a bottom surface of the interposer dielectric layer.Type: GrantFiled: July 8, 2016Date of Patent: June 26, 2018Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Sam Ziqun Zhao, Sam Komarapalayam Karikalan, Edward Law, Rezaur Rahman Khan, Pieter Vorenkamp
-
Patent number: 9693461Abstract: A 3-dimensional (3-D) magnetic core device includes a substrate, a first magnetic shell formed on the substrate, and a first group of conductive traces embedded in a first insulator layer formed on the first magnetic shell. A magnetic core plane is formed on the first insulator layer, and a second group of conductive traces are embedded in a second insulator layer formed on the magnetic core plane. A second magnetic shell is formed on the second insulator layer, and the first and second group of conductive traces are conductively coupled by using conductive vias.Type: GrantFiled: April 10, 2015Date of Patent: June 27, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Sam Ziqun Zhao, Edward Law, Sampath Komarapalayam Karikalan, Neal Andrew Kistler, Rezaur Rahman Khan, Pieter Vorenkamp
-
Publication number: 20170026869Abstract: A system for operating a portable communication device includes a module to operate the portable communication device in a first mode. The system may provide telephony service to a user at a first performance level. The system may determine to operate the portable communication device in a power-save mode that is different from the first mode. The system may operate the portable communication device in the power-save mode and provide telephony service to the user at a second performance level different from the first performance level.Type: ApplicationFiled: September 7, 2012Publication date: January 26, 2017Applicant: Broadcom CorporationInventors: Chun-ying Chen, Pieter Vorenkamp, Neil Y. Kim, Sumant Ranganathan
-
Patent number: 9548251Abstract: A semiconductor package may include a substrate, and a semiconductor interposer having a cavity and a plurality of through semiconductor vias. The semiconductor interposer is situated over the substrate. An intra-interposer die is disposed within the cavity of the semiconductor interposer. A thermally conductive adhesive is disposed within the cavity and contacts the intra-interposer die. Additionally, a top die is situated over the semiconductor interposer. In one implementation, the semiconductor interposer is a silicon interposer. In another implementation, the semiconductor interposer is flip-chip mounted to the substrate such that the intra-interposer die disposed within the cavity faces the substrate. In yet another implementation, the cavity in the semiconductor interposer may extend from a top surface of the semiconductor interposer to a bottom surface of the semiconductor interposer and a thermal interface material may be disposed between the intra-interposer die and the substrate.Type: GrantFiled: January 12, 2012Date of Patent: January 17, 2017Assignee: Broadcom CorporationInventors: Rezaur Rahman Khan, Sam Ziqun Zhao, Pieter Vorenkamp, Kevin Kunzhong Hu, Sampath K. V. Karikalan, Xiangdong Chen
-
Publication number: 20170011993Abstract: Semiconductor devices and manufacturing methods are provided for using a Recon interposer that provides a high density interface between the active semiconductor die and the semiconductor substrate and also provides the pitch fan-out. For example, a circuit assembly includes a silicon pad layer including a plurality of metal pads, each metal pad configured to receive a corresponding bump of a plurality of bumps. The circuit assembly further includes an oxide layer disposed on the silicon pad layer and an interposer dielectric layer disposed on the oxide layer. The interposer dielectric layer includes a plurality of routing traces that connect a top surface of the redistribution layer to a bottom surface of the interposer dielectric layer.Type: ApplicationFiled: July 8, 2016Publication date: January 12, 2017Applicant: Broadcom CorporationInventors: Sam Ziqun ZHAO, Sam Komarapalayam Karikalan, Edward Law, Rezaur Rahman Khan, Pieter Vorenkamp
-
Patent number: 9429973Abstract: A system and method for controlling performance and/or power based on monitored performance characteristics. Various aspects of the present invention may comprise an integrated circuit comprising a first circuit module that receives electrical power. A second circuit module may monitor one or more performance characteristics of the first circuit module and/or the integrated circuit. A third circuit module may, for example, determine power control information based at least in part on the monitored performance characteristic(s). The power control information may be communicated to power supply circuitry to control various characteristics of the electrical power. Various aspects of the present invention may also comprise an integrated circuit comprising a first module that monitors at least one performance characteristic of a first electrical device.Type: GrantFiled: December 30, 2013Date of Patent: August 30, 2016Assignee: Broadcom CorporationInventors: Neil Y. Kim, Pieter Vorenkamp
-
Patent number: 9431371Abstract: There are disclosed herein various implementations of semiconductor packages including a bridge interposer. One exemplary implementation includes a first active die having a first portion situated over the bridge interposer, and a second portion not situated over the bridge interposer. The semiconductor package also includes a second active die having a first portion situated over the bridge interposer, and a second portion not situated over the bridge interposer. The second portion of the first active die and the second portion of the second active die include solder balls mounted on a package substrate, and are configured to communicate electrical signals to the package substrate utilizing the solder balls and without utilizing through-semiconductor vias (TSVs).Type: GrantFiled: April 30, 2015Date of Patent: August 30, 2016Assignee: Broadcom CorporationInventors: Sampath K. Karikalan, Sam Ziqun Zhao, Kevin Kunzhong Hu, Rezaur Rahman Khan, Pieter Vorenkamp, Xiangdong Chen
-
Publication number: 20160155728Abstract: An exemplary implementation of the present disclosure includes a stacked package having a top die from a top reconstituted wafer situated over a bottom die from a bottom reconstituted wafer. The top die and the bottom die are insulated from one another by an insulation arrangement. The top die and the bottom die are also interconnected through the insulation arrangement. The insulation arrangement can include a top molding compound that flanks the top die and a bottom molding compound that flanks the bottom die. The top die and the bottom die can be interconnected through at least the, top molding compound. Furthermore, the top die and the bottom die can be interconnected through a conductive via that extends within the insulation arrangement.Type: ApplicationFiled: February 8, 2016Publication date: June 2, 2016Inventors: Sam Ziqun ZHAO, Rezaur Rahman KHAN, Pieter VORENKAMP, Sampath K.V. KARIKALAN, Kevin Kunzhong HU, Xiangdong CHEN
-
Patent number: 9293393Abstract: An exemplary implementation of the present disclosure includes a stacked package having a top die from a top reconstituted wafer situated over a bottom die from a bottom reconstituted wafer. The top die and the bottom die are insulated from one another by an insulation arrangement. The top die and the bottom die are also interconnected through the insulation arrangement. The insulation arrangement can include a top molding compound that flanks the top die and a bottom molding compound that flanks the bottom die. The top die and the bottom die can be interconnected through at least the top molding compound. Furthermore, the top die and the bottom die can be interconnected through a conductive via that extends within the insulation arrangement.Type: GrantFiled: February 7, 2014Date of Patent: March 22, 2016Assignee: Broadcom CorporationInventors: Kevin Kunzhong Hu, Sam Ziqun Zhao, Rezaur Rahman Khan, Pieter Vorenkamp, Sampath K. V. Karikalan, Xiangdong Chen
-
Patent number: 9285815Abstract: Power regulator circuitry that can provide a regulated power signal. The power regulator circuitry may include data processing circuitry configured to determine the regulated power signal to arbitrate power supply requirements of first and second powered devices according to power supply information associated with the first and second powered devices. The power regulator circuitry may also include output circuitry configured to output the regulated power signal to one or both of the first and second powered devices.Type: GrantFiled: October 14, 2014Date of Patent: March 15, 2016Assignee: Broadcom CorporationInventors: Neil Y. Kim, Pieter Vorenkamp
-
Patent number: 9281718Abstract: A system and method for controlling characteristics of supplied electrical power. Various aspects of the present invention may comprise an integrated circuit comprising a first circuit module that receives electrical power. The integrated circuit may comprise a second circuit module that monitors at least one characteristic of electrical power received by at least one of the first circuit module and the integrated circuit. The second circuit module may also communicate with a third circuit module regarding the monitored at least one characteristic. Various aspects of the present invention may comprise an integrated circuit comprising a first module that monitors at least one characteristic of electrical power received by a first electrical device that is external to the integrated circuit. The integrated circuit may also comprise a second module that communicates with a second electrical device, external to the integrated circuit, regarding the monitored at least one characteristic.Type: GrantFiled: June 21, 2005Date of Patent: March 8, 2016Assignee: Broadcom CorporationInventors: Pieter Vorenkamp, Neil Y. Kim
-
Patent number: 9275976Abstract: There are disclosed herein various implementations of a system-in-package with integrated socket. In one such implementation, the system-in-package includes a first active die having a first plurality of electrical connectors on a top surface of the first active die, an interposer situated over the first active die, and a second active die having a second plurality of electrical connectors on a bottom surface of the second active die. The interposer is configured to selectively couple at least one of the first plurality of electrical connectors to at least one of the second plurality of electrical connectors. In addition, a socket encloses the first and second active dies and the interposer, the socket being electrically coupled to at least one of the first active die, the second active die, and the interposer.Type: GrantFiled: February 24, 2012Date of Patent: March 1, 2016Assignee: Broadcom CorporationInventors: Sam Ziqun Zhao, Kevin Kunzhong Hu, Sampath K. V. Karikalan, Rezaur Rahman Khan, Pieter Vorenkamp, Xiangdong Chen
-
Publication number: 20150341842Abstract: A wireless device includes a wireless interface, a Micro Electro-Mechanical System (MEMS) energy harvesting component, energy storage coupled to the MEMS energy harvesting component, and processing circuitry. The processing circuitry is configured to determine an amount of energy collected by the MEMS energy harvesting component or stored in the energy storage in response to an energy collection event, based upon the amount of energy collected, determine wireless communication operations, and communicate with a remote device via the wireless interface according to the determined wireless communication operations.Type: ApplicationFiled: May 14, 2015Publication date: November 26, 2015Applicant: BROADCOM CORPORATIONInventor: Pieter Vorenkamp
-
Patent number: 9189043Abstract: Power over Ethernet (PoE) communication systems provide power and data communications over the same communications link, where a power source device (PSE) provides DC power to a powered device (PD). The DC power is transmitted simultaneously over the same communications medium with the high speed data from one node to the other node. The PSE controller measures the voltage, current, and temperature of the outgoing and incoming DC supply lines to characterize the power requirements of the PD. The PSE controller may detect and validate a compatible PD, determine a power classification signature for the validated PD, supply power to the PD, monitor the power, and reduce or remove the power from the PD when the power is no longer requested or required. If the PSE finds the PD to be non-compatible, the PSE can prevent the application of power to that PD device, protecting the PD from possible damage.Type: GrantFiled: March 22, 2013Date of Patent: November 17, 2015Assignee: Broadcom CorporationInventors: Pieter Vorenkamp, Agnes Woo, Anil Tammineedi, Ichiro Fujimori, David Chin, John Perzow
-
Publication number: 20150302974Abstract: A 3-dimensional (3-D) magnetic core device includes a substrate, a first magnetic shell formed on the substrate, and a first group of conductive traces embedded in a first insulator layer formed on the first magnetic shell. A magnetic core plane is formed on the first insulator layer, and a second group of conductive traces are embedded in a second insulator layer formed on the magnetic core plane. A second magnetic shell is formed on the second insulator layer, and the first and second group of conductive traces are conductively coupled by using conductive vias.Type: ApplicationFiled: April 10, 2015Publication date: October 22, 2015Inventors: Sam Ziqun ZHAO, Edward LAW, Sampath Komarapalayam KARIKALAN, Neal Andrew KISTLER, Rezaur Rahman KHAN, Pieter VORENKAMP
-
Patent number: 9153507Abstract: An exemplary implementation of the present disclosure includes a testable semiconductor package that includes an active die having interface contacts and dedicated testing contacts. An interposer is situated adjacent a bottom surface of the active die, the interposer providing electrical connections between the interface contacts and a bottom surface of the testable semiconductor package. At least one conductive medium provides electrical connection between at least one of the dedicated testing contacts and a top surface of the testable semiconductor package. The at least one conductive medium can be coupled to a package-top testing connection, which may include a solder ball.Type: GrantFiled: January 31, 2012Date of Patent: October 6, 2015Assignee: BROADCOM CORPORATIONInventors: Sam Ziqun Zhao, Kevin Kunzhong Hu, Sampath K. V. Karikalan, Rezaur Rahman Khan, Pieter Vorenkamp, Xiangdong Chen
-
Publication number: 20150235992Abstract: There are disclosed herein various implementations of semiconductor packages including a bridge interposer. One exemplary implementation includes a first active die having a first portion situated over the bridge interposer, and a second portion not situated over the bridge interposer. The semiconductor package also includes a second active die having a first portion situated over the bridge interposer, and a second portion not situated over the bridge interposer. The second portion of the first active die and the second portion of the second active die include solder balls mounted on a package substrate, and are configured to communicate electrical signals to the package substrate utilizing the solder balls and without utilizing through-semiconductor vias (TSVs).Type: ApplicationFiled: April 30, 2015Publication date: August 20, 2015Inventors: Sampath K. KARIKALAN, Sam Ziqun ZHAO, Kevin Kunzhong HU, Rezaur Rahman KHAN, Pieter VORENKAMP, Xiangdong CHEN