Patents by Inventor Prem Swaroop
Prem Swaroop has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190115929Abstract: A digital-to-analog converter (DAC) controller system may be configured for controlling switching in an associated digital-to-analog converter (DAC), based on a plurality of system inputs that include at least a first system input corresponding to an input applied to the DAC for controlling switching therein, and a second system input that includes a reference control signal. The DAC controller system may include a logic gate circuit that generates a gate output based on two gate inputs that include the first system input and an input set based on the second system input; and a plurality of timing circuits that generate timing outputs for controlling timing of switching in the DAC, which include at least one timing circuit that generates a timing output based on the gate output, with the timing output configured for application in conjunction with and for adjusting a timing output of another timing circuit.Type: ApplicationFiled: December 12, 2018Publication date: April 18, 2019Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop, Jianyu Zhu
-
Patent number: 10224946Abstract: Systems and methods are provided for managing dynamic element matching (DEM) in digital-to-analog converters (DACs). One or more parameters associated with the DAC and/or a signal being converted via the DAC; and based on the one or more parameters, conditions affecting dynamic element matching in the DAC may be assessed. Based on the assessing of the conditions, one or more adjustments may be determined and dynamically applied to the dynamic element matching in the DAC.Type: GrantFiled: April 10, 2018Date of Patent: March 5, 2019Assignee: MAXLINEAR, INC.Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop
-
Patent number: 10206971Abstract: Disclosed herein are methods of formulating cyclosporin A Form 2.Type: GrantFiled: January 14, 2016Date of Patent: February 19, 2019Assignee: Allergan, Inc.Inventors: Anuradha V. Gore, Prem Swaroop Mohanty, E. Quinn Farnes
-
Patent number: 10211936Abstract: A direct broadcast satellite (DBS) reception assembly may comprise an integrated circuit that is configurable between or among a plurality of configurations based on content requested by client devices served by the DBS reception assembly. In a first configuration, multiple satellite frequency bands may be digitized by the integrated circuit as a single wideband signal. In a second configuration, the satellite frequency bands may be digitized by the integrated circuit as a plurality of separate narrowband signals. The integrated circuit may comprise a plurality of receive paths, each of the receive chains comprising a respective one of a plurality of low noise amplifiers and a plurality of analog-to-digital converters.Type: GrantFiled: February 28, 2018Date of Patent: February 19, 2019Assignee: Maxlinear, Inc.Inventors: Glenn Chang, Raja Pullela, Madhukar Reddy, Timothy Gallagher, Shantha Murthy Prem Swaroop, Curtis Ling, Vamsi Paidi, Wenjian Chen
-
Publication number: 20190044524Abstract: In a digital-to-analog converter (DAC) that includes one or more conversion circuits, with each conversion circuit configured to handle one or more bits in an input signal to the DAC, one or more types of errors that occur during operation of the DAC may be detected, and one or more adjustments may be determined for correcting the one or more types of errors that occur during operation of the DAC and/or for reducing effects resulting from the one or more types of errors. At least one of the one or more adjustments may applied, with the at least one of the one or more adjustments is applied to only a subset of one or more conversion circuits. The DAC may be adaptive switched among a plurality of modes, and adjustments may be applied only in one or more of the modes but not in all of the modes.Type: ApplicationFiled: October 9, 2018Publication date: February 7, 2019Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop
-
Publication number: 20190028128Abstract: Methods and systems for crest factor reduction may comprise generating an original waveform, generating a distortion signal by reducing a crest factor of the original waveform, generating an error signal by subtracting out the original waveform from the distortion signal, and generating a conditioned waveform by adding the error signal to the original waveform. The crest factor of the original waveform may be reduced based on spectral mask requirements. The crest factor of the original waveform may be reduced using a limiter. The power amplifier may comprise a programmable gain amplifier (PGA). The distortion signal may be generated based on a PGA model and/or a predistortion model. A signal from an output of the PA may be fed back to the PGA model. The PGA model may be dynamically configured. The crest factor of the original waveform may be reduced in an analog domain and/or a digital domain.Type: ApplicationFiled: September 20, 2018Publication date: January 24, 2019Inventors: Sridhar Ramesh, Timothy Gallagher, Shantha Murthy Prem Swaroop, Ali Shahed hagh ghadam
-
Patent number: 10158368Abstract: A digital-to-analog converter (DAC) controller system may be configured for controlling switching in an associated digital-to-analog converter (DAC), based on a plurality of system inputs that include at least a first system input corresponding to an input applied to the DAC for controlling switching therein, and a second system input that includes a reference control signal. The DAC controller system may include a logic gate circuit that generates a gate output based on two gate inputs that include the first system input and an input set based on the second system input; and a plurality of timing circuits that generate timing outputs for controlling timing of switching in the DAC, which include at least one timing circuit that generates a timing output based on the gate output, with the timing output configured for application in conjunction with and for adjusting a timing output of another timing circuit.Type: GrantFiled: June 4, 2018Date of Patent: December 18, 2018Assignee: MAXLINEAR, INC.Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop, Jianyu Zhu
-
Patent number: 10097195Abstract: Systems and methods are provided for digital-to-analog converters (DACs) with enhanced dynamic element matching (DEM) and calibration. DEM may be adapted based on assessment of one or more conditions that may affect the DACs or DEM functions thereof. The one or more condition may comprise amount of signal backoff. The adaption may comprise switching the DEM function (as a whole, or partially—e.g., individual DEM elements) on or off based on the assess conditions. The DACs may incorporate use of calibration. The DEM and/or the calibration may be applied to only a portion of the DAC, such as a particular segment (e.g., a middle segment comprising bits between the MSBs and the LSBs).Type: GrantFiled: September 11, 2017Date of Patent: October 9, 2018Assignee: MAXLINEAR, INC.Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop
-
Publication number: 20180287624Abstract: A digital-to-analog converter (DAC) controller system may be configured for controlling switching in an associated digital-to-analog converter (DAC), based on a plurality of system inputs that include at least a first system input corresponding to an input applied to the DAC for controlling switching therein, and a second system input that includes a reference control signal. The DAC controller system may include a logic gate circuit that generates a gate output based on two gate inputs that include the first system input and an input set based on the second system input; and a plurality of timing circuits that generate timing outputs for controlling timing of switching in the DAC, which include at least one timing circuit that generates a timing output based on the gate output, with the timing output configured for application in conjunction with and for adjusting a timing output of another timing circuit.Type: ApplicationFiled: June 4, 2018Publication date: October 4, 2018Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop, Jianyu Zhu
-
Patent number: 10084494Abstract: Methods and systems for crest factor reduction may comprise generating an original waveform, generating a distortion signal by reducing a crest factor of the original waveform, generating an error signal by subtracting out the original waveform from the distortion signal, and generating a conditioned waveform by adding the error signal to the original waveform. The crest factor of the original waveform may be reduced based on spectral mask requirements. The crest factor of the original waveform may be reduced using a limiter. The power amplifier may comprise a programmable gain amplifier (PGA). The distortion signal may be generated based on a PGA model and/or a predistortion model. A signal from an output of the PA may be fed back to the PGA model. The PGA model may be dynamically configured. The crest factor of the original waveform may be reduced in an analog domain and/or a digital domain.Type: GrantFiled: July 11, 2017Date of Patent: September 25, 2018Assignee: Maxlinear, Inc.Inventors: Ramesh Sridhar, Timothy Gallagher, Shantha Murthy Prem Swaroop, Ali Shahed hagh ghadam
-
Publication number: 20180226980Abstract: Systems and methods are provided for managing dynamic element matching (DEM) in digital-to-analog converters (DACs). One or more parameters associated with the DAC and/or a signal being converted via the DAC; and based on the one or more parameters, conditions affecting dynamic element matching in the DAC may be assessed. Based on the assessing of the conditions, one or more adjustments may be determined and dynamically applied to the dynamic element matching in the DAC.Type: ApplicationFiled: April 10, 2018Publication date: August 9, 2018Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop
-
Publication number: 20180191452Abstract: A direct broadcast satellite (DBS) reception assembly may comprise an integrated circuit that is configurable between or among a plurality of configurations based on content requested by client devices served by the DBS reception assembly. In a first configuration, multiple satellite frequency bands may be digitized by the integrated circuit as a single wideband signal. In a second configuration, the satellite frequency bands may be digitized by the integrated circuit as a plurality of separate narrowband signals. The integrated circuit may comprise a plurality of receive paths, each of the receive chains comprising a respective one of a plurality of low noise amplifiers and a plurality of analog-to-digital converters.Type: ApplicationFiled: February 28, 2018Publication date: July 5, 2018Inventors: Glenn Chang, Raja Pullela, Madhukar Reddy, Timothy Gallagher, Shantha Murthy Prem Swaroop, Curtis Ling, Vamsi Paidi, Wenjian Chen
-
Patent number: 9991899Abstract: Systems and methods are provided for adaptive configuration and control of digital-to-analog converters (DACs). Performance of a plurality of conversion elements in a digital-to-analog converter (DAC) may be assessed based on particular input conditions associated with a digital input to the DAC, and the DAC may be configured based on the assessing of performance. Each conversion element of the plurality of conversion elements handles a particular bit in the digital input. The configuring may comprise selecting a subset of the plurality of conversion elements, and setting only the subset of the plurality of conversion elements to apply a particular type of operations. The particular type of operations pertains to applying digital-to-analog conversions via the DAC, and the particular type of operations relates to or affects performance. The particular input conditions may comprise signal backoff.Type: GrantFiled: October 23, 2017Date of Patent: June 5, 2018Assignee: MAXLINEAR, INC.Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop, Jianyu Zhu
-
Patent number: 9941986Abstract: A direct broadcast satellite (DBS) reception assembly may comprise an integrated circuit that is configurable between or among a plurality of configurations based on content requested by client devices served by the DBS reception assembly. In a first configuration, multiple satellite frequency bands may be digitized by the integrated circuit as a single wideband signal. In a second configuration, the satellite frequency bands may be digitized by the integrated circuit as a plurality of separate narrowband signals. The integrated circuit may comprise a plurality of receive paths, each of the receive chains comprising a respective one of a plurality of low noise amplifiers and a plurality of analog-to-digital converters.Type: GrantFiled: October 19, 2016Date of Patent: April 10, 2018Assignee: Maxlinear, Inc.Inventors: Glenn Chang, Raja Pullela, Madhukar Reddy, Timothy Gallagher, Shanta Murthy Prem Swaroop, Curtis Ling, Vamsi Paidi, Wenjian Chen
-
Publication number: 20180097524Abstract: Systems and methods are provided for digital-to-analog converters (DACs) with enhanced dynamic element matching (DEM) and calibration. DEM may be adapted based on assessment of one or more conditions that may affect the DACs or DEM functions thereof. The one or more condition may comprise amount of signal backoff. The adaption may comprise switching the DEM function (as a whole, or partially—e.g., individual DEM elements) on or off based on the assess conditions. The DACs may incorporate use of calibration. The DEM and/or the calibration may be applied to only a portion of the DAC, such as a particular segment (e.g., a middle segment comprising bits between the MSBs and the LSBs).Type: ApplicationFiled: September 11, 2017Publication date: April 5, 2018Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop
-
Publication number: 20180062663Abstract: Systems and methods are provided for adaptive configuration and control of digital-to-analog converters (DACs). Performance of a plurality of conversion elements in a digital-to-analog converter (DAC) may be assessed based on particular input conditions associated with a digital input to the DAC, and the DAC may be configured based on the assessing of performance. Each conversion element of the plurality of conversion elements handles a particular bit in the digital input. The configuring may comprise selecting a subset of the plurality of conversion elements, and setting only the subset of the plurality of conversion elements to apply a particular type of operations. The particular type of operations pertains to applying digital-to-analog conversions via the DAC, and the particular type of operations relates to or affects performance. The particular input conditions may comprise signal backoff.Type: ApplicationFiled: October 23, 2017Publication date: March 1, 2018Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop, Jianyu Zhu
-
Publication number: 20170359080Abstract: Systems and methods are provided for digital-to-analog conversions with adaptive digital offsets. A digital offset may be determined and applied to a digital input to a digital-to-analog converter (DAC), and digital-to-analog conversions are then applied via the DAC to the digital input with the digital offset. The digital offset may be set to account for one or more conditions relating to inputs to the DAC, with the one or more conditions affecting switching characteristics of one or more of a plurality of conversion elements in the DAC. The digital offset may be determined dynamically and adaptively, such as based on the input and/or conditions relating to the input. The adjustments may be selectively applied to the digital offset for particular input conditions.Type: ApplicationFiled: June 26, 2017Publication date: December 14, 2017Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop, Jianyu Zhu
-
Publication number: 20170310347Abstract: Methods and systems for crest factor reduction may comprise generating an original waveform, generating a distortion signal by reducing a crest factor of the original waveform, generating an error signal by subtracting out the original waveform from the distortion signal, and generating a conditioned waveform by adding the error signal to the original waveform. The crest factor of the original waveform may be reduced based on spectral mask requirements. The crest factor of the original waveform may be reduced using a limiter. The power amplifier may comprise a programmable gain amplifier (PGA). The distortion signal may be generated based on a PGA model and/or a predistortion model. A signal from an output of the PA may be fed back to the PGA model. The PGA model may be dynamically configured. The crest factor of the original waveform may be reduced in an analog domain and/or a digital domain.Type: ApplicationFiled: July 11, 2017Publication date: October 26, 2017Inventors: Ramesh Sridhar, Timothy Gallagher, Shantha Murthy Prem Swaroop, Ali Shahed Hagh Gadam
-
Patent number: 9800254Abstract: Systems and methods are provided for digital-to-analog converter (DAC) with partial constant switching. A digital-to-analog converter (DAC) comprising a plurality of conversion elements may be configured to apply constant switching in only some of the conversion elements. Only conversion elements applying constant switching may incorporate circuitry for providing such the constant switching. Alternatively, each conversion element may incorporate constant switching circuitry and functionality, and the constant switching may then be turned on or off for each conversion element adaptively, such as based on input conditions.Type: GrantFiled: April 15, 2016Date of Patent: October 24, 2017Assignee: MAXLINEAR, INC.Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop, Jianyu Zhu
-
Patent number: 9762256Abstract: Systems and methods are provided for digital-to-analog converters (DACs) with enhanced dynamic element matching (DEM) and calibration. DEM may be adapted based on assessment of one or more conditions that may affect the DACs or DEM functions thereof. The one or more condition may comprise amount of signal backoff. The adaption may comprise switching the DEM function (as a whole, or partially—e.g., individual DEM elements) on or off based on the assess conditions. The DACs may incorporate use of calibration. The DEM and/or the calibration may be applied to only a portion of the DAC, such as a particular segment (e.g., a middle segment comprising bits between the MSBs and the LSBs).Type: GrantFiled: April 15, 2016Date of Patent: September 12, 2017Assignee: MAXLINEAR, INC.Inventors: Gaurav Chandra, Tao Zeng, Shantha Murthy Prem Swaroop