Patents by Inventor Qing Liang
Qing Liang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240143105Abstract: A touch sensor and a display apparatus are disclosed. The touch sensor includes a first opening region, first touch electrodes and second touch electrodes. The first touch electrodes respectively extend along a first direction, and at least one of the first touch electrodes includes first touch sub-electrodes arranged side by side in the first direction and electrically connected with each other; the second touch electrodes respectively extend along a second direction, and at least one of the second touch electrodes includes second touch sub-electrodes arranged side by side in the second direction and electrically connected with each other; an area of a first touch sub-electrode in the first region is less than that of a first touch sub-electrode in the third region, or an area of a second touch sub-electrode in the first region is less than that of a second touch sub-electrode in the third region.Type: ApplicationFiled: January 8, 2024Publication date: May 2, 2024Applicants: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Wenxiao NIU, Hengzhen LIANG, Qing GONG, Shiheng MU
-
Publication number: 20240135892Abstract: Disclosed are a method for adjusting a signal of a display panel, a time controller integrated circuit, a display panel, and a storage medium. The method includes: converting first data into a first data voltage signal using a first data voltage, in response to a set condition being reached, sending the first data voltage signal to a chip on film integrated circuit, the chip on film integrated circuit identifies the first data voltage signal to obtain a second data; acquiring the second data from the chip on film integrated circuit, determining that the chip on film integrated circuit fails to identify the first data in response to the second data being different from the first data; and adjusting the first data voltage until a second data voltage signal converted from the first data using a second data voltage after adjustment being successfully identified by the chip on film integrated circuit.Type: ApplicationFiled: March 3, 2021Publication date: April 25, 2024Inventors: Yunlu CHEN, Changcheng LIU, Liugang ZHOU, Liu HE, Kun YANG, Jianwei SUN, Jun WANG, Yunyun LIANG, Qing LI, Yu QUAN, Yanting HUANG, Zhengru PAN, Bingbing YAN, Jiantao LIU
-
Patent number: 11966916Abstract: A second blockchain system receives a first consensus message from a first blockchain system, the first blockchain system includes first nodes that provide services to at least a first account, and the second blockchain system includes second nodes that provide services to at least a second account. The first consensus message indicates a first plurality of the first nodes reaches a consensus for transferring a resource from the first account to the second account. The second blockchain system transfers the resource in the task to the second account. The transferring includes that a node in the second nodes adds the resource to the second account and generates a fourth block that records a completion of a transfer event. A second consensus message is transmitted from the second blockchain system to the first blockchain system in response to a second plurality of the second nodes completing the transfer event.Type: GrantFiled: February 24, 2023Date of Patent: April 23, 2024Assignee: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITEDInventors: Rui Guo, Maocai Li, Jun Liang, Jianjun Zhang, Zongyou Wang, Haitao Tu, Qi Zhao, Binhua Liu, Dawei Zhu, Qing Qin
-
Patent number: 11966272Abstract: Systems and methods are disclosed, including moving host data stored in volatile memory of the storage system to non-volatile memory of the storage system and transitioning a storage system power status of a unidirectional power state signal interface from an active power status to a low power status.Type: GrantFiled: December 30, 2021Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventors: Qing Liang, Jonathan Scott Parry
-
Patent number: 11936769Abstract: Aspects of the disclosure provide methods and apparatuses for storing data. In some examples, an information processing apparatus that includes processing circuitry is provided. The processing circuitry is configured to receive data and determine a target blockchain based on an attribute associated with the data and blockchain correspondence information. The blockchain correspondence information indicates attributes associated with a plurality of blockchains. Further, the processing circuitry is configured to store a first block that is generated based on the received data in the target blockchain.Type: GrantFiled: February 17, 2021Date of Patent: March 19, 2024Assignee: TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITEDInventors: Rui Guo, Maocai Li, Jun Liang, Jianjun Zhang, Zongyou Wang, Qi Zhao, Haitao Tu, Binhua Liu, Dawei Zhu, Qing Qin
-
Publication number: 20240080294Abstract: A first device is logged in with a first user account. The first device displays an avatar of a second user account in a first user interface of the first device. In response to an interaction instruction triggered on the avatar of the second user account, the first device generates an interaction message according to a first field corresponding to the first user account, an action description field corresponding to the interaction instruction, and a second field corresponding to the second user account. The first device transmits the interaction message to a second device that is logged in with the second user account.Type: ApplicationFiled: November 10, 2023Publication date: March 7, 2024Inventors: Xi YAN, Wancheng ZHOU, Qing HUANG, Junjie LIANG, Hongfa QIU, Yanlan LIU, Runjia HUANG, Qiuchen JIN, Zhihao CHEN, Xucheng TANG, Bohan CAI, Jingqiong FENG
-
Patent number: 11899574Abstract: Devices and techniques are disclosed herein for more efficiently performing random write operation for a memory device. In an example, a method of operating a flash memory device can include receiving a write request at a flash memory device from a host, the write request including a first logical block address and write data, saving the write data to a location of the flash memory device having a first physical address, operating the flash memory device in a first mode when an amount of write data associated with the write request is above a threshold, operating the flash memory device in a second mode when an amount of write data is below the threshold, and comparing the amount of write data to the threshold.Type: GrantFiled: October 13, 2022Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Xiangang Luo, Qing Liang
-
Publication number: 20240028226Abstract: Methods, systems, and devices related to host identification for a memory system are described. A memory system may receive an index value from a host system that is associated with an identification of the host system. The memory system may identify one or more operating parameter associated with the index value based on receiving the index value. The memory system controller may configure the memory system to utilize one or more operating parameters associated with the index value based on identifying the operating parameters. The memory system may output an indication to the host system that the operating parameters associated with the index value are configured to be utilized by the memory system.Type: ApplicationFiled: August 3, 2023Publication date: January 25, 2024Inventors: Qing Liang, Jun Huang
-
Publication number: 20240020033Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.Type: ApplicationFiled: September 11, 2023Publication date: January 18, 2024Inventors: David Aaron Palmer, Sean L. Manion, Jonathan Scott Parry, Stephen Hanna, Qing Liang, Nadav Grosz, Christian M. Gyllenskog, Kulachet Tanpairoj
-
Patent number: 11874772Abstract: Systems and methods for adapting garbage collection (GC) operations in a memory device to a host write activity are described. A host write progress can be represented by an actual host write count relative to a target host write count. The host write activity may be estimated in a unit time such as per day, or accumulated over a specified time period. A memory controller can adjust an amount of memory space to be freed by a GC operation according to the host write progress. The memory controller can also dynamically reallocate a portion of the memory cells between a single level cell (SLC) cache and a multi-level cell (MLC) storage according to the host write progress.Type: GrantFiled: July 16, 2021Date of Patent: January 16, 2024Inventors: Deping He, Qing Liang, David Aaron Palmer
-
Publication number: 20230418607Abstract: Devices and techniques are disclosed herein for more efficiently exchanging large amounts of data between a host and a storage system. In an example, a read command can optionally include a read-type indicator. The read-type indicator can allow for exchange of a large amount of data between the host and the storage system using a single read command.Type: ApplicationFiled: May 8, 2023Publication date: December 28, 2023Inventors: Qing Liang, Nadav Grosz
-
Patent number: 11829232Abstract: In various embodiments, a technique can be provided to address debug efficiency for failures found on an operational system. The approach can make use of an existing pin on a memory device with added logic to respond to a trigger signal structured different from a signal that is normally sent to the existing pin on the memory device such that the memory device performs a normal or routine function of the memory device in response to the signal. In response to detecting one or more error conditions associated with the memory device, a system that interfaces with the memory device can generate the trigger signal to the memory device. In response to receiving the trigger signal, the memory device can dump an error log of the memory device to a memory component in the memory device. The error log can later be retrieved from the memory component for failure analysis.Type: GrantFiled: January 13, 2022Date of Patent: November 28, 2023Assignee: Micron Technology, Inc.Inventors: Qing Liang, Jonathan Scott Parry
-
Publication number: 20230374476Abstract: The present applications discloses an NLS-optimized SpCas9-based prime editor that improves genome editing efficiency exemplified by endogenous loci in cultured cell lines. Using this genome modification system, tumor formation can be initiated through somatic cell editing in the adult mouse. Furthermore, a dual adeno-associated vims (AAVs) is utilized for the delivery of a split-intein prime editor for correction of in vivo pathogenic mutations.Type: ApplicationFiled: February 4, 2022Publication date: November 23, 2023Inventors: Shun-Qing Liang, Pengpeng Liu, Wen Xue, Scot Wolfe
-
Patent number: 11782727Abstract: Methods, systems, and devices for read prediction during a system boot procedure are described. A memory device may identify a command for a boot procedure and transfer data stored in a memory array to a cache of the memory device. In some cases, the memory device may prefetch data used during the boot procedure and thereby improve the latency of the boot procedure. When the memory device receives a command that requests data stored in the memory array as part of the boot procedure, the memory device may identify a cache hit based on prefetching the requested data before the command is received. In such cases, the memory device may retrieve the prefetched data from the cache.Type: GrantFiled: May 29, 2020Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Qing Liang, Nadav Grosz, Jonathan S. Parry
-
Patent number: 11763895Abstract: Methods, systems, and devices for power architecture for non-volatile memory are described. A memory device may be configured to operate in a first mode and a second mode (e.g., a low power mode). When operating in the first mode, a voltage may be supplied from a power source (e.g., a power management integrated circuit) to a memory array and one or more associated components via a regulator. When the memory device transitions to operate in the second mode, some of the components supplied from the power source may be powered by a charge pump. Control information associated with the memory array may be stored to the one or more components (e.g., to a cache) that are powered by a charge pump.Type: GrantFiled: July 26, 2022Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Qisong Lin, Shuai Xu, Jonathan S. Parry, Jeremy Binfet, Michele Piccardi, Qing Liang
-
Patent number: 11755214Abstract: Apparatus and methods are disclosed, including using a memory controller to partition a memory array into a first portion and a second portion, the first portion and second portion having non-overlapping logical block addressing (LBA) ranges. The memory controller assigns a first granularity of a first logical-to-physical (L2P) mapping table entry for the first portion of the memory array designated for a first usage, and a second granularity of a second L2P mapping table entry for the second portion of the memory array designated for a second usage, where the second granularity is not equal to the first granularity. The memory controller stores the first granularity and the second granularity in the memory array, and stores at least a portion of the first L2P mapping table entry and the second L2P mapping table entry in an L2P cache of the memory controller.Type: GrantFiled: March 23, 2022Date of Patent: September 12, 2023Inventors: David Aaron Palmer, Sean L. Manion, Jonathan Scott Parry, Stephen Hanna, Qing Liang, Nadav Grosz, Christian M. Gyllenskog, Kulachet Tanpairoj
-
Patent number: 11748003Abstract: Methods, systems, and devices related to host identification for a memory system are described. A memory system may receive an index value from a host system that is associated with an identification of the host system. The memory system may identify one or more operating parameter associated with the index value based on receiving the index value. The memory system controller may configure the memory system to utilize one or more operating parameters associated with the index value based on identifying the operating parameters. The memory system may output an indication to the host system that the operating parameters associated with the index value are configured to be utilized by the memory system.Type: GrantFiled: April 14, 2022Date of Patent: September 5, 2023Inventors: Qing Liang, Jun Huang
-
Patent number: 11748005Abstract: Methods, systems, and devices for transferring memory system data to an auxiliary array are described. A memory system may be configured for transferring information between a relatively volatile memory array and a relatively non-volatile memory array in response to transitions between various operating modes, such as operating modes associated with different operating power levels. For example, before entering a reduced power mode, the memory system may identify information stored in a volatile memory array and transfer the identified information to an auxiliary, non-volatile memory array. Such information may be returned to the relatively volatile memory array to support memory system operation after exiting the reduced power mode.Type: GrantFiled: August 10, 2020Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Nadav Grosz, Qing Liang
-
Patent number: 11726863Abstract: Methods, systems, and devices for memory data correction using multiple error control operations are described. A single command may be received to correct an error detected in data stored by a memory array. A first error control operation and a second error control operation may be implemented based on the single command. The first error control operation may be performed on the data stored by the memory array using one or more different reference voltages to read the data. The error may be determined to remain in the data after performing the first error control operation. The second error control operation may then be performed on the data stored by the memory array. The second error control operation may use one or more voltage distributions associated with the memory cells of the memory array.Type: GrantFiled: April 20, 2022Date of Patent: August 15, 2023Assignee: Micron Technology, Inc.Inventors: Deping He, Qing Liang
-
Patent number: 11720359Abstract: Devices and techniques are disclosed herein for more efficiently exchanging large amounts of data between a host and a storage system. In an example, a read command can optionally include a read-type indicator. The read-type indicator can allow for exchange of a large amount of data between the host and the storage system using a single read command.Type: GrantFiled: December 21, 2021Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Qing Liang, Nadav Grosz