Patents by Inventor Richard C. Murphy
Richard C. Murphy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11977495Abstract: Apparatuses and methods related to computer memory access determination are described. A command can be received at a memory system (e.g., a system with or exploiting DRAM). The command can comprise a memory operation and a plurality of privilege bits. The privilege level or a memory address that is associated with the memory operation can be identified. The privilege level can correspond to the memory address can describe a privilege level that can access the memory address. A determination can be made as to whether the memory operation, or the application requesting certain data or prompting corresponding instructions, is entitled to access to the memory address using the plurality of privilege bits and the privilege level. Responsive to determining that the memory operation has access to the memory address, the memory operation can be processed.Type: GrantFiled: February 1, 2021Date of Patent: May 7, 2024Assignee: Micron Technology, Inc.Inventor: Richard C. Murphy
-
Publication number: 20240143196Abstract: Apparatuses and methods related to mitigating unauthorized memory access are described. Mitigating unauthorized memory access can include verifying whether an access command is authorized to access a protected region of a memory array. The authorization can be verified utilizing a key and a memory address corresponding to the access command. If an access command is authorized to access a protected region, then a row of the memory array corresponding to the access command can be activated. If an access command is not authorized to access the protected region, then a row of the memory array corresponding to the access command may not be activated.Type: ApplicationFiled: September 8, 2023Publication date: May 2, 2024Inventors: Richard C. Murphy, Shivam Swami, Naveh Malihi, Anton Korzh, Glen E. Hush
-
Publication number: 20240134541Abstract: Systems, apparatuses, and methods related to storage device operation orchestration are described. A plurality of computing devices (or “tiles”) can be coupled to a controller (e.g., an “orchestration controller”) and an interface. The controller can control operation of the computing devices. For instance, the controller can include circuitry to request a block of data from a memory device coupled to the apparatus, cause a processing unit of at least one computing device of the plurality of computing devices to perform an operation on the block of data in which at least some of the data is ordered, reordered, removed, or discarded, and cause, after some of the data is ordered, reordered, removed, or discarded, the block of data to be transferred to the interface coupled to the plurality of computing devices.Type: ApplicationFiled: September 21, 2023Publication date: April 25, 2024Inventors: Richard C. Murphy, Glen E. Hush, Vijay S. Ramesh, Allan Porterfield, Anton Korzh
-
Patent number: 11967361Abstract: One example of the present disclosure includes performing a comparison operation in memory using a logical representation of a first value stored in a first portion of a number of memory cells coupled to a sense line of a memory array and a logical representation of a second value stored in a second portion of the number of memory cells coupled to the sense line of the memory array. The comparison operation compares the first value to the second value, and the method can include storing a logical representation of a result of the comparison operation in a third portion of the number of memory cells coupled to the sense line of the memory array.Type: GrantFiled: January 31, 2022Date of Patent: April 23, 2024Inventors: Kyle B. Wheeler, Troy A. Manning, Richard C. Murphy
-
Patent number: 11915741Abstract: Apparatuses and methods are provided for logic/memory devices. An example apparatus comprises a plurality of memory components adjacent to and coupled to one another. A logic component is coupled to the plurality of memory components. At least one memory component comprises a memory device having an array of memory cells and sensing circuitry coupled to the array. The sensing circuitry includes a sense amplifier and a compute component. Timing circuitry is coupled to the array and sensing circuitry and configured to control timing of operations for the sensing circuitry. The logic component comprises control logic coupled to the timing circuitry. The control logic is configured to execute instructions to cause the sensing circuitry to perform the operations.Type: GrantFiled: February 3, 2023Date of Patent: February 27, 2024Inventor: Richard C. Murphy
-
Patent number: 11908546Abstract: A system includes a plurality of host processors and a plurality of HMC devices configured as a distributed shared memory for the host processors. An HMC device includes a plurality of integrated circuit memory die including at least a first memory die arranged on top of a second memory die and at least a portion of the memory of the memory die is mapped to include at least a portion of a memory coherence directory; and a logic base die including at least one memory controller configured to manage three-dimensional (3D) access to memory of the plurality of memory die by at least one second device, and logic circuitry configured to determine memory coherence state information for data stored in the memory of the plurality of memory die, communicate information regarding the access to memory, and include the memory coherence information in the communicated information.Type: GrantFiled: October 8, 2020Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventor: Richard C Murphy
-
Patent number: 11893283Abstract: Apparatuses and methods can be related to generating an asynchronous process topology in a memory device. The topology can be generated based on the results of a number of processes. The processes can be asynchronous given that the processing resources that implement the processes do not use a clock signal to generate the topology.Type: GrantFiled: June 27, 2022Date of Patent: February 6, 2024Assignee: Micron Technology, Inc.Inventors: Glen E. Hush, Richard C. Murphy, Honglin Sun
-
Publication number: 20240036877Abstract: Examples of the present disclosure provide apparatuses and methods related to generating and executing a control flow. An example apparatus can include a first device configured to generate control flow instructions, and a second device including an array of memory cells, an execution unit to execute the control flow instructions, and a controller configured to control an execution of the control flow instructions on data stored in the array.Type: ApplicationFiled: August 10, 2023Publication date: February 1, 2024Inventors: Kyle B. Larson, Richard C. Murphy, Troy A. Manning, Dean A. Klein
-
Patent number: 11854311Abstract: Systems, apparatuses, and methods related to comparison of biometric identifiers in memory are described. An example apparatus includes an array of memory cells, a plurality of logic blocks in complementary metal-oxide-semiconductor (CMOS) under the array, and a controller coupled to the array of memory cells. The controller is configured to control a first portion of the plurality of logic blocks to receive a first subset of a set of biometric identifiers from the array and to perform a first comparison operation thereon and control a second portion of the logic blocks to receive a second subset of the set of biometric identifiers from the array and to perform a second comparison operation thereon. The first and second subsets of the biometric identifiers are different biometric identifiers and the first and second comparison operations are performed to determine a match of the first and second subsets respectively to a stored template.Type: GrantFiled: December 1, 2022Date of Patent: December 26, 2023Assignee: Micron Technology, Inc.Inventors: Honglin Sun, Glen E. Hush, Richard C. Murphy
-
Patent number: 11792510Abstract: A memory device can be configured to receive data, via a first port, from an image sensor coupled thereto. The memory device can be further configured to perform an image processing operation on the data. The image processing operation can be performed using logic circuitry of the memory device. The memory device can be configured to transmit operated-on data from the memory device to image signal processing (ISP) circuitry via a second port of the memory device. Pulling data directly from an image sensor, via a memory device, can reduce data transfers, reduce resource consumption, and offload workloads from ISP circuitry, a host device, and/or a host processing device, for example.Type: GrantFiled: November 18, 2020Date of Patent: October 17, 2023Assignee: Micron Technology, Inc.Inventors: Poorna Kale, Richard C. Murphy, Amit Gattani
-
Patent number: 11783872Abstract: Systems, apparatuses, and methods related to performing operations within a memory device are described. Such operations may be performed using data latched in multiple sense amplifiers that are distributed among a plurality of sense amplifiers of the memory device. For example, those sense amplifiers, among the plurality of sense amplifiers, storing data associated with the operation(s) can be determined, and the data can be selectively sent from the determined sense amplifiers to an operation unit, in which the operations are performed. The operations may be made without affecting a subsequent read command that requests data from the plurality of sense amplifiers.Type: GrantFiled: December 17, 2021Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Glen E. Hush, Honglin Sun, Richard C. Murphy
-
Patent number: 11782843Abstract: Apparatuses, systems, and methods for hierarchical memory systems are described. A hierarchical memory system can leverage persistent memory to store data that is generally stored in a non-persistent memory, thereby increasing an amount of storage space allocated to a computing system at a lower cost than approaches that rely solely on non-persistent memory. An example method includes initiating a read request associated with an address from an input/output device, redirecting the read request to a hierarchical memory component, generating, by the hierarchical memory component, an interrupt message to send to a hypervisor, gathering, at the hypervisor, address register access information from the hierarchical memory component, and determining a physical location of data associated with the read request.Type: GrantFiled: August 30, 2021Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Anton Korzh, Vijay S. Ramesh, Richard C. Murphy
-
Patent number: 11782711Abstract: Systems, apparatuses, and methods related to dynamic precision bit string accumulation are described. Dynamic bit string accumulation can be performed using an edge computing device. In an example method, dynamic precision bit string accumulation can include performing an iteration of a recursive operation using a first bit string and a second bit string and determining that a result of the iteration of the recursive operation contains a quantity of bits in a particular bit sub-set of the result that is greater than a threshold quantity of bits associated with the particular bit sub-set. The method can further include writing a result of the iteration of the recursive operation to a first register and writing at least a portion of the bits associated with the particular bit sub-set of the result to a second register.Type: GrantFiled: November 29, 2021Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Vijay S. Ramesh, Richard C. Murphy
-
Patent number: 11768614Abstract: Systems, apparatuses, and methods related to storage device operation orchestration are described. A plurality of computing devices (or “tiles”) can be coupled to a controller (e.g., an “orchestration controller”) and an interface. The controller can control operation of the computing devices. For instance, the controller can include circuitry to request a block of data from a memory device coupled to the apparatus, cause a processing unit of at least one computing device of the plurality of computing devices to perform an operation on the block of data in which at least some of the data is ordered, reordered, removed, or discarded, and cause, after some of the data is ordered, reordered, removed, or discarded, the block of data to be transferred to the interface coupled to the plurality of computing devices.Type: GrantFiled: February 5, 2021Date of Patent: September 26, 2023Assignee: Micron Technology, Inc.Inventors: Richard C. Murphy, Glen E. Hush, Vijay S. Ramesh, Allan Porterfield, Anton Korzh
-
Patent number: 11762553Abstract: Methods, systems, and apparatuses related to runtime selection of memory devices and storage devices in a disaggregated memory system are described. For example, a controller can be coupled to a plurality of memory device and a plurality of storage devices. The controller can receive signaling indicative of a memory request corresponding to execution of an application. Responsive to receiving the signaling indicative of the memory request, the controller can select a memory device or a storage device, or both, selecting from the plurality of memory devices or the plurality of storage devices, or both, to perform a memory operation associated with the memory request. Responsive to receiving the memory request and selecting the memory device or the storage device, or both, the controller can perform the memory operation using the selected memory device or the selected storage device, or both.Type: GrantFiled: July 26, 2022Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Reshmi Basu, Richard C. Murphy
-
Patent number: 11762577Abstract: Apparatuses and methods can be related to implementing edge compute components in a memory array. Compute components can be implemented under a memory array. Implementing compute components under a memory array can limit control access to the compute components due to die space utilized by the compute components. A portion of the compute components (e.g., compute components on the edge) may have control access that is not available to the remainder of the compute components.Type: GrantFiled: September 16, 2022Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Glen E. Hush, Richard C. Murphy, Honglin Sun
-
Patent number: 11755515Abstract: Systems and techniques for a translation device that is configured to enable communication between a host device and a memory technology using different communication protocols (e.g., a communication protocol that is not preconfigured in the host device) is described herein. The translation device may be configured to receive signals from the host device using a first communication protocol and transmit signals to the memory device using a second communication protocol, or vice-versa. When converting signals between different communication protocols, the translation device may be configured to convert commands, map memory addresses to new addresses, map between channels having different characteristics, encode data using different modulation schemes, or a combination thereof.Type: GrantFiled: March 2, 2022Date of Patent: September 12, 2023Assignee: Micron Technology, Inc.Inventors: Brent Keeth, Richard C. Murphy, Elliott C. Cooper-Balis
-
Patent number: 11755210Abstract: Apparatuses and methods related to mitigating unauthorized memory access are described. Mitigating unauthorized memory access can include verifying whether an access command is authorized to access a protected region of a memory array. The authorization can be verified utilizing a key and a memory address corresponding to the access command. If an access command is authorized to access a protected region, then a row of the memory array corresponding to the access command can be activated. If an access command is not authorized to access the protected region, then a row of the memory array corresponding to the access command may not be activated.Type: GrantFiled: February 4, 2022Date of Patent: September 12, 2023Assignee: Micron Technology, Inc.Inventors: Richard C. Murphy, Shivam Swami, Naveh Malihi, Anton Korzh, Glen E. Hush
-
Patent number: 11748112Abstract: Systems, apparatuses, and methods related to configurable media structure are described. A memory device can be configured to boot up in a variety of configurations. The variety of configurations can include using the memory device for persistent memory storage, for non-persistent memory storage, etc. For instance, an apparatus can include a first memory array and a second memory array. The apparatus can include a memory controller coupled to the first memory array and the second memory array. The second memory array can be configured to store at least two boot images. The first memory array can be configured to operate based on which of the at least two boot images is used.Type: GrantFiled: January 14, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Reshmi Basu, Richard C. Murphy
-
Patent number: 11749318Abstract: Apparatuses and methods can be related to configuring interface protocols for memory. An interface protocol can define the commands received by a memory device utilizing pins of an interface of a memory device. An interface protocol used by a memory device can be implemented utilizing a decoder of signals provided through the pins of the memory device. The decoder utilized by a memory device can be selected by setting a mode register of the memory device.Type: GrantFiled: August 15, 2022Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Richard C. Murphy, Glen E. Hush, Honglin Sun