Patents by Inventor Rolf Hilgendorf
Rolf Hilgendorf has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7890782Abstract: Power is conserved by dynamically applying clocks to execution units in a pipeline of a microprocessor. A clock to an execution unit is applied only when an instruction to the execution unit is valid. At other times when the execution unit needs not to be operational, the clock is not applied to the execution unit. In a preferred embodiment of the invention, a dynamiclock-control unit is used to provide a control signal to a local clock buffer providing a local clock to an execution unit.Type: GrantFiled: October 6, 2008Date of Patent: February 15, 2011Assignee: International Business Machines CorporationInventors: Christopher Michael Abernathy, Gilles Gervais, Rolf Hilgendorf
-
Patent number: 7865749Abstract: A method and apparatus for changing a clock frequency in a system (10) comprising a plurality of synchronous integrated circuit chips (12, 14, 16), and a circuit (20) for implementing the frequency change. The method includes: detecting a change in processing requirements in one of the plurality of synchronous integrated circuit chips; notifying the plurality of synchronous integrated circuit chips that a clock frequency change is to occur; achieving a quiescent bus state in each of the plurality of synchronous integrated circuit chips; notifying the plurality of synchronous integrated circuit chips that the clock frequency change can occur; and changing the clock frequency of the plurality of integrated circuit chips.Type: GrantFiled: October 31, 2003Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventors: Peter A. Sandon, Cedric Lichtenau, Martin Recktenwald, Thomas Pflueger, Rolf Hilgendorf
-
Patent number: 7646838Abstract: The illustrative embodiments provide accurate time-based counters for scaling operating frequencies of microprocessors. A time-based counter circuit configuration in which a fixed frequency clock is derived from a PLL of the clock generation circuit of the microprocessor and is used to feed the external and internal timebase logic as well as a timebase accumulator counter. The timebase accumulator counter accumulates the tick events from the timebase logic between two core clocks. The accumulated value is transferred to the core clock domain on every clock edge of a scalable clock and the accumulator is then reset. Because the accumulated ticks are transferred to the core clock domain before the accumulator is reset, no ticks are ever lost using the circuitry of the illustrative embodiment.Type: GrantFiled: May 30, 2008Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Rolf Hilgendorf, Jens Kuenzer, Cedric Lichtenau, Thomas Pflueger, Martin Recktenwald, Andreas Schmid
-
Patent number: 7602874Abstract: A mechanism provides accurate time-based counters for scaling operating frequencies of microprocessors. The mechanism makes use of a time-based counter circuit configuration in which a fixed frequency clock is derived from a PLL of the clock generation circuit of the microprocessor and is used to feed the external and internal timebase logic as well as a timebase accumulator counter. The timebase accumulator counter accumulates the tick events from the timebase logic between two core clocks. The accumulated value is transferred to the core clock domain on every clock edge of a scalable clock and the accumulator is then reset. Because the accumulated ticks are transferred to the core clock domain before the accumulator is reset, no ticks are ever lost using the circuitry of the illustrative embodiment.Type: GrantFiled: January 26, 2006Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Rolf Hilgendorf, Jens Kuenzer, Cedric Lichtenau, Thomas Pflueger, Martin Recktenwald, Andreas Schmid
-
Publication number: 20090044030Abstract: Power is conserved by dynamically applying clocks to execution units in a pipeline of a microprocessor. A clock to an execution unit is applied only when an instruction to the execution unit is valid. At other times when the execution unit needs not to be operational, the clock is not applied to the execution unit. In a preferred embodiment of the invention, a dynamic clock-control unit is used to provide a control signal to a local clock buffer providing a local clock to an execution unit.Type: ApplicationFiled: October 6, 2008Publication date: February 12, 2009Inventors: Christopher Michael Abernathy, Gilles Gervais, Rolf Hilgendorf
-
Publication number: 20080226008Abstract: The illustrative embodiments provide accurate time-based counters for scaling operating frequencies of microprocessors. A time-based counter circuit configuration in which a fixed frequency clock is derived from a PLL of the clock generation circuit of the microprocessor and is used to feed the external and internal timebase logic as well as a timebase accumulator counter. The timebase accumulator counter accumulates the tick events from the timebase logic between two core clocks. The accumulated value is transferred to the core clock domain on every clock edge of a scalable clock and the accumulator is then reset. Because the accumulated ticks are transferred to the core clock domain before the accumulator is reset, no ticks are ever lost using the circuitry of the illustrative embodiment.Type: ApplicationFiled: May 30, 2008Publication date: September 18, 2008Applicant: International Business Machines CorporationInventors: Rolf Hilgendorf, Jens Kuenzer, Cedric Lichtenau, Thomas Pflueger, Martin Recktenwald, Andreas Schmid
-
Publication number: 20080189584Abstract: A system, apparatus and method of isolating a plurality of limiting logical cones in a chip during a logical built-in self test (LBIST) are provided. An LBIST is performed on the chip in order to locate a first latch that fails the test. Particularly, latches on the chip are arranged in a plurality of scan chains wherein each latch holds data for a logical cone. The LBIST is performed on one scan chain at a time. Once the first latch is located, a first limiting cone (i.e., the cone for which the first latch is holding data) may be isolated. After isolating the first limiting cone, the data from the first latch is masked out and the LBIST is repeated on the scan chain. The data is masked out in order to facilitate the identification of any other latch that may fail the test. Again, if another latch fails the test a corresponding limiting cone may be isolated.Type: ApplicationFiled: April 1, 2008Publication date: August 7, 2008Inventors: Rolf Hilgendorf, Johannes Koesters, Thomas Pflueger
-
Patent number: 7376875Abstract: A system, apparatus and method of isolating a plurality of limiting logical cones in a chip during a logical built-in self test (LBIST) are provided. An LBIST is performed on the chip in order to locate a first latch that fails the test. Particularly, latches on the chip are arranged in a plurality of scan chains wherein each latch holds data for a logical cone. The LBIST is performed on one scan chain at a time. Once the first latch is located, a first limiting cone (i.e., the cone for which the first latch is holding data) may be isolated. After isolating the first limiting cone, the data from the first latch is masked out and the LBIST is repeated on the scan chain. The data is masked out in order to facilitate the identification of any other latch that may fail the test. Again, if another latch fails the test a corresponding limiting cone may be isolated.Type: GrantFiled: July 14, 2005Date of Patent: May 20, 2008Assignee: International Business Machines CorporationInventors: Rolf Hilgendorf, Johannes Koesters, Thomas Pflueger
-
Patent number: 7321247Abstract: An apparatus, a method, and a computer program are provided for the generation of constant incremental increases while changing core clock frequencies. In computer systems, oftentimes frequency changes are useful. Maintaining the clocking ability of the computer system, though, can be a difficult task. To maintain the time keeping ability, time base logic is utilized with the free-running clock, which can be frequency limited. However, a plurality of communication channels in conjunction with an adder system is employed to effectively adjust for an ever increasing frequency to allow for a effective timekeeping regardless of the core frequency.Type: GrantFiled: August 26, 2004Date of Patent: January 22, 2008Assignee: International Business Machines CorporationInventors: Rolf Hilgendorf, Cedric Lichtenau, Michael Fan Wang
-
Publication number: 20070208964Abstract: A method and apparatus for changing a clock frequency in a system (10) comprising a plurality of synchronous integrated circuit chips (12, 14, 16), and a circuit (20) for implementing the frequency change. The method includes: detecting a change in processing requirements in one of the plurality of synchronous integrated circuit chips; notifying the plurality of synchronous integrated circuit chips that a clock frequency change is to occur; achieving a quiescent bus state in each of the plurality of synchronous integrated circuit chips; notifying the plurality of synchronous integrated circuit chips that the clock frequency change can occur; and changing the clock frequency of the plurality of integrated circuit chips.Type: ApplicationFiled: October 31, 2003Publication date: September 6, 2007Applicant: International Business Machines CorporationInventors: Peter Sandon, Cedric Lichtenau, Martin Recktenwald, Thomas Pflueger, Rolf Hilgendorf
-
Publication number: 20070172010Abstract: The illustrative embodiments provide a system, apparatus and method for providing accurate time-based counters for scaling operating frequencies of microprocessors. The system, apparatus and method make use of a time-based counter circuit configuration in which a fixed frequency clock is derived from a PLL of the clock generation circuit of the microprocessor and is used to feed the external and internal timebase logic as well as a timebase accumulator counter. The timebase accumulator counter accumulates the tick events from the timebase logic between two core clocks. The accumulated value is transferred to the core clock domain on every clock edge of a scalable clock and the accumulator is then reset. Because the accumulated ticks are transferred to the core clock domain before the accumulator is reset, no ticks are ever lost using the circuitry of the illustrative embodiment.Type: ApplicationFiled: January 26, 2006Publication date: July 26, 2007Inventors: Rolf Hilgendorf, Jens Kuenzer, Cedric Lichtenau, Thomas Pflueger, Martin Recktenwald, Andreas Schmid
-
Publication number: 20070050652Abstract: Power is conserved by dynamically applying clocks to execution units in a pipeline of a microprocessor. A clock to an execution unit is applied only when an instruction to the execution unit is valid. At other times when the execution unit needs not to be operational, the clock is not applied to the execution unit. In a preferred embodiment of the invention, a dynamic clock-control unit is used to provide a control signal to a local clock buffer providing a local clock to an execution unit.Type: ApplicationFiled: October 25, 2006Publication date: March 1, 2007Inventors: Christopher Abernathy, Gilles Gervais, Rolf Hilgendorf
-
Publication number: 20070033468Abstract: A system, apparatus and method of isolating a plurality of limiting logical cones in a chip during a logical built-in self test (LBIST) are provided. An LBIST is performed on the chip in order to locate a first latch that fails the test. Particularly, latches on the chip are arranged in a plurality of scan chains wherein each latch holds data for a logical cone. The LBIST is performed on one scan chain at a time. Once the first latch is located, a first limiting cone (i.e., the cone for which the first latch is holding data) may be isolated. After isolating the first limiting cone, the data from the first latch is masked out and the LBIST is repeated on the scan chain. The data is masked out in order to facilitate the identification of any other latch that may fail the test. Again, if another latch fails the test a corresponding limiting cone may be isolated.Type: ApplicationFiled: July 14, 2005Publication date: February 8, 2007Inventors: Rolf Hilgendorf, Johannes Koesters, Thomas Pflueger
-
Publication number: 20060044944Abstract: An apparatus, a method, and a computer program are provided for the generation of constant incremental increases while changing core clock frequencies. In computer systems, oftentimes frequency changes are useful. Maintaining the clocking ability of the computer system, though, can be a difficult task. To maintain the time keeping ability, time base logic is utilized with the free-running clock, which can be frequency limited. However, a plurality of communication channels in conjunction with an adder system is employed to effectively adjust for an ever increasing frequency to allow for a effective timekeeping regardless of the core frequency.Type: ApplicationFiled: August 26, 2004Publication date: March 2, 2006Applicant: International Business Machines CorporationInventors: Rolf Hilgendorf, Cedric Lichtenau, Michael Wang
-
Patent number: 6989696Abstract: A synchronization system capable of simultaneously resetting frequency divide-by counters (124A, 124B) of multiple processors (A, B) to zero regardless of the divide-by frequency signal (Mclk/n signal (168A, 168B)) and regardless of the magnitude of the clock mesh delays experienced by the Mclk/n signals in the processors. The synchronization system includes a mesh delay circuit (176A, 176B) for each processor that simulates in the undivided signal (Mclk/1 signal (136A, 136B)) the clock mesh delay experienced by the Mclk/n signal in that processor so as to provide an Lclk signal (172A, 172B). A phase detector detects the phase offset between the Mclk/n signal and the Sysclk signal (112) and sends an asynchronous offset signal (194A, 194B) to a counter re-setter (196A, 196B) that resets the divide-by counter to zero based on the offset signal.Type: GrantFiled: November 19, 2003Date of Patent: January 24, 2006Assignee: International Business Machines CorporationInventors: Rolf Hilgendorf, Jens Kuenzer, Cédric Lichtenau, Thomas Pflueger, Mathew I. Ringler, Gerard M. Salem, Peter A. Sandon, Dana J. Thygesen, Ulrich Weiss
-
Patent number: 6986027Abstract: This invention is a method and system for hybrid prediction of load addresses and/or values. The new scheme for value prediction provides prediction based on last values and strides, as well as context prediction, without the use of a sophisticated switching scheme between several predictors. The system collects patterns of deltas of subsequent values instead of the values itself in a first table. Thus, a last value prediction can be achieved by predicting a ‘pattern’ of just one stride equal to zero. A stride predictor uses a pattern of one constant stride. And a certain pattern of values is modeled by recording the pattern of deltas between the values and adding the deltas to the last value. The switching scheme is inherently included in the system itself and operates basically by immediate evaluation of counters in the pattern history table.Type: GrantFiled: May 24, 2001Date of Patent: January 10, 2006Assignee: International Business Machines CorporationInventors: Harry Stefan Barowski, Rolf Hilgendorf
-
Patent number: 6967510Abstract: The present invention provides for supporting an on chip-timer facility and, more particularly, to the generation of a constant time incremental increase while changing core mesh-clock frequency. A latch is coupled to the output of a first free-running clock. An inverter is coupled to the output of the first latch. At least one other secondary latch is coupled to the output of the first latch. An edge detector is coupled to the output of the secondary latch. An incrementer or decrementer is coupled to the output of the edge detector. A memory is coupled to the output of the incrementer or decrementer.Type: GrantFiled: October 16, 2003Date of Patent: November 22, 2005Assignee: International Business Machines CorporationInventors: Jonathan James DeMent, Rolf Hilgendorf, Cedric Lichtenau, Michael Fan Wang
-
Publication number: 20050104637Abstract: A synchronization system capable of simultaneously resetting frequency divide-by counters (124A, 124B) of multiple processors (A, B) to zero regardless of the divide-by frequency signal (Mclk/n signal (168A, 168B)) and regardless of the magnitude of the clock mesh delays experienced by the Mclk/n signals in the processors. The synchronization system includes a mesh delay circuit (176A, 176B) for each processor that simulates in the undivided signal (Mclk/1 signal (136A, 136B)) the clock mesh delay experienced by the Mclk/n signal in that processor so as to provide an Lclk signal (172A, 172B). A phase detector detects the phase offset between the Mclk/n signal and the Sysclk signal (112) and sends an asynchronous offset signal (194A, 194B) to a counter re-setter (196A, 196B) that resets the divide-by counter to zero based on the offset signal.Type: ApplicationFiled: November 19, 2003Publication date: May 19, 2005Applicant: International Business Machines CorporationInventors: Rolf Hilgendorf, Jens Kuenzer, Cedric Lichtenau, Thomas Pflueger, Mathew Ringler, Gerard Salem, Peter Sandon, Dana Thygesen, Ulrich Weiss
-
Publication number: 20050083087Abstract: The present invention provides for supporting an on chip-timer facility and, more particularly, to the generation of a constant time incremental increase while changing core mesh-clock frequency. A latch is coupled to the output of a first free-running clock. An inverter is coupled to the output of the first latch. At least one other secondary latch is coupled to the output of the first latch. An edge detector is coupled to the output of the secondary latch. An incrementer or decrementer is coupled to the output of the edge detector. A memory is coupled to the output of the incrementer or decrementer.Type: ApplicationFiled: October 16, 2003Publication date: April 21, 2005Applicant: International Business Machines CorporationInventors: Jonathan DeMent, Rolf Hilgendorf, Cedric Lichtenau, Michael Wang
-
Publication number: 20040260960Abstract: The present invention provides for reducing power across the entirety of a processor in a series of incremental steps. The clocking power requirements of a processor are evaluated through a power analysis and pre-programmed into a power train generator. A state machine control ramp logic comprising pre-programmed states resets a delay counter and issues state instructions to a pulse train generator. A pulse train generator outputs constant pulse trains and variable pulse trains that mask the original clocking power frequency. The pulse trains are distributed through a timed clock control distribution network to local clock buffers. The conditioned pulse trains step up or step down the clocking power, to the entirety of the processor, resulting in a smoothing of the clocking power switching. The smoothing of the clocking power reduces electrical spikes, surges and capacitance within the processor.Type: ApplicationFiled: June 23, 2003Publication date: December 23, 2004Applicant: International Business Machines CorporationInventors: Rolf Hilgendorf, Son Dao Trong, Stephen Douglas Weitzel