Patents by Inventor Scott D. Luning
Scott D. Luning has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7087509Abstract: The present invention is directed to a semiconductor device having a gate electrode includes of a plurality of sidewalls, each having a recess formed therein. The present invention is also directed to a method of forming a semiconductor device. In one illustrative embodiment, the method comprises forming a layer of dopant material in a layer of polysilicon and etching the layer of polysilicon to define a gate electrode having a plurality of sidewalls, each of which have a recess formed therein.Type: GrantFiled: September 28, 2000Date of Patent: August 8, 2006Assignee: Advanced Micro Devices, Inc.Inventors: William R. Roche, David Donggang Wu, Massud Aminpur, Scott D. Luning
-
Patent number: 6787464Abstract: The present invention is generally directed to various methods of forming metal silicide regions on transistors based upon gate critical dimensions. In one illustrative embodiment, the method comprises forming a layer of refractory metal above a plurality of transistors, reducing a thickness of at least a portion of the layer of refractory metal above at least some of the transistors and performing at least one anneal process to form metal silicide regions above the transistors. In another illustrative embodiment, the method comprises forming a layer of refractory metal above the plurality of transistors, reducing the thickness of the layer of refractory metal above a first of the transistors having a gate electrode with a critical dimension that is less than a critical dimension of a gate electrode structure of another of the plurality of transistors, and performing at least one anneal process to form metal silicide regions on the plurality of transistors.Type: GrantFiled: July 2, 2002Date of Patent: September 7, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Jon D. Cheek, Scott D. Luning
-
Patent number: 6777281Abstract: A method of manufacturing a semiconductor device, comprising steps of: (a) providing a semi conductor substrate including at least one dopant species-containing region extending to a surface of the substrate; (b) forming a thin liner oxide layer on the surface of the substrate; and (c) incorporating in the thin line oxide layer at least one species which substantially prevents, or at least reduces, segregation therein of the dopant species arising from movement thereinto from the at least one dopant species-containing region.Type: GrantFiled: August 8, 2002Date of Patent: August 17, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Daniel Kadosh, Scott D. Luning, Akif Sultan, David Wu
-
Patent number: 6743685Abstract: A method is provided, the method including forming a gate dielectric above a surface of the substrate and forming a doped-poly gate structure above the gate dielectric, the doped-poly gate structure having an edge region. The method also includes forming a dopant-depleted-poly region in the cage region of the doped-poly gate structure adjacent the gate dielectric.Type: GrantFiled: February 15, 2001Date of Patent: June 1, 2004Assignee: Advanced Micro Devices, Inc.Inventors: David D. Wu, Michael P. Duane, Scott D. Luning
-
Patent number: 6727558Abstract: A method is provided, the method including forming a gate dielectric above a substrate layer, and forming a gate conductor above the gate dielectric. The method also includes forming at least one dielectric isolation structure in the substrate adjacent the gate dielectric.Type: GrantFiled: February 15, 2001Date of Patent: April 27, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Michael P. Duane, David D. Wu, Massud Aminpur, Scott D. Luning
-
Patent number: 6624035Abstract: The present invention is directed to a method of forming halo implants in a semiconductor device. In one illustrative embodiment, the method comprises forming a gate electrode above a surface of a semiconducting substrate, and forming a hard mask layer above the gate electrode and the substrate. The method further comprises patterning the hard mask layer to define an opening in the hard mask layer, and performing an angled implantation process through the opening in the hard mask to introduce dopant atoms into the substrate under at least a portion of the gate electrode.Type: GrantFiled: March 13, 2000Date of Patent: September 23, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Scott D. Luning, David Donggang Wu, Massud Aminpur
-
Patent number: 6617219Abstract: A method is provided, the method including forming a gate dielectric above a surface of the substrate, forming the conductive gate structure above the gate dielectric, the conductive gate structure having an edge region, and forming a source/drain extension (SDE) adjacent the conductive gate structure. The method also includes forming a dopant-depleted-SDE region in the substrate under the edge region of the conductive gate structure.Type: GrantFiled: February 15, 2001Date of Patent: September 9, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Michael P. Duane, David D. Wu, Massud Aminpur, Scott D. Luning
-
Patent number: 6589847Abstract: The present invention is directed to a method of forming halo implant regions in a semiconductor device. In one illustrative embodiment, the method comprises forming a gate electrode above a semiconducting substrate, the substrate being doped with a first type of dopant material, and forming halo implant regions in the substrate adjacent the gate electrode by performing at least the following steps: performing a first angled implant process using a dopant material that is of a type opposite to the first type of dopant material and performing a second angled implant using a dopant material that is of the same type as the first type of dopant material. The method concludes with performing at least one additional implantation process to further form source/drain regions for the device.Type: GrantFiled: August 3, 2000Date of Patent: July 8, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Daniel Kadosh, Scott D. Luning, Derick J. Wristers
-
Patent number: 6569606Abstract: The present invention is directed to a method of forming halo implants in a semiconductor device. In one illustrative embodiment, the method comprises forming a structure above a semiconducting substrate, forming a layer of photoresist above the structure and the substrate, and positioning the substrate in an exposure tool that has a light source and a focal plane. The method further comprises positioning the surface of the layer of photoresist in an exposure plane that is different from the focal plane of the exposure tool, exposing the photoresist to the light source of the exposure tool while the surface of the photoresist is in the exposure plane, and developing the layer of photoresist to define an opening in the layer of photoresist around the structure on the substrate.Type: GrantFiled: July 27, 2000Date of Patent: May 27, 2003Assignee: Advanced Micro Devices, Inc.Inventors: David Donggang Wu, William R. Roche, Massud Aminpur, Scott D. Luning, Karen L. E. Turnqest
-
Patent number: 6506642Abstract: Submicron-dimensioned MOS and/or CMOS transistors are fabricated utilizing a simplified removable sidewall spacer technique, enabling effective tailoring of individual transistors to optimize their respective functionality. Embodiments include forming a first sidewall spacer having a first thickness on the side surfaces of a plurality of gate electrodes of transistors, selectively removing the first sidewall spacers from the gate electrodes of certain transistors, and then depositing second sidewall spacers on remaining first sidewall spacers and on the side surfaces of the gate electrodes from which the first sidewall spacers have been removed. Embodiments enable separately tailoring n- and p-MOS transistors as well as individual n- or p-MOS transistors having different functionality, e.g., different drive current and voltage leakage requirements.Type: GrantFiled: December 19, 2001Date of Patent: January 14, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Scott D. Luning, Jon D. Cheek, Daniel Kadosh, James F. Buller, David E. Brown
-
Publication number: 20020137268Abstract: A transistor, comprising a semiconducting substrate, a gate insulation layer positioned above the substrate, a gate electrode positioned above the gate insulation layer, a plurality of source/drain regions formed in the substrate, a first and a second sidewall spacer positioned adjacent the gate electrode, and a metal silicide layer formed above each of the source/drain regions, a portion of the metal silicide layer being positioned adjacent the first sidewall spacer and under the second sidewall spacer.Type: ApplicationFiled: March 20, 2001Publication date: September 26, 2002Inventors: John G. Pellerin, Jon D. Cheek, Robert Dawson, Frederick N. Hause, Scott D. Luning
-
Patent number: 6410956Abstract: A system and method for providing a memory cell on a semiconductor is disclosed. In one aspect, the method and system include providing at least one gate stack on the semiconductor, depositing at least one spacer, and providing at least one source implant in the semiconductor. The at least one gate stack has an edge. A portion of the at least one spacer is disposed along the edge of the at least one gate stack. In another aspect, the method and system include providing at least one gate stack on the semiconductor, providing a first junction implant in the semiconductor, depositing at least one spacer, and providing a second junction implant in the semiconductor after the at least one spacer is deposited. The at least one gate stack has an edge. A portion of the at least one spacer is disposed at the edge of the at least one gate stack.Type: GrantFiled: January 7, 2000Date of Patent: June 25, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Vei-Han Chan, Scott D. Luning, Mark Randolph, Nicholas H. Tripsas, Daniel Sobek, Janet Wang, Timothy J. Thurgate, Sameer Haddad
-
Patent number: 6391751Abstract: The present invention is directed to a method of forming a semiconductor device. In one illustrative embodiment, the method comprises forming a layer of polysilicon, forming a masking layer above the layer of polysilicon, and patterning the masking layer to expose portions of the layer of polysilicon. The method further comprises implanting a dopant material into the exposed portions of the layer of polysilicon to convert the exposed portions of the layer of polysilicon to substantially amorphous silicon, and performing an etching process to remove the substantially amorphous silicon to define a gate electrode.Type: GrantFiled: July 27, 2000Date of Patent: May 21, 2002Assignee: Advanced Micro Devices, Inc.Inventors: David Donggang Wu, William R. Roche, Scott D. Luning, Karen L. E. Turnqest
-
Patent number: 6387755Abstract: A system and method for providing a memory cell on a semiconductor is disclosed. The method and system include providing an oxide layer on the semiconductor and providing at least one gate stack disposed above the oxide layer. The at least one gate stack has a corner contacting the oxide layer. The method and system further include exposing at least the corner of the at least one gate stack and rounding at least the corner of the at least one gate stack.Type: GrantFiled: December 17, 1997Date of Patent: May 14, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Timothy J. Thurgate, Scott D. Luning
-
Patent number: 6372587Abstract: A method is provided for forming a halo implant in a substrate adjacent one side of a structure, the method including forming the structure above a surface of the substrate, the structure having first and second edges and forming a mask defining a region adjacent the structure, the mask having a thickness &tgr; above the surface and having an edge disposed a distance &dgr; from the first edge of the structure. The method also includes implanting the halo implant at an angle &agr; with respect to a direction perpendicular to the surface, wherein the tangent of the angle &agr; is at least the ratio of the distance &dgr; to the thickness &tgr;.Type: GrantFiled: May 10, 2000Date of Patent: April 16, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Jon D. Cheek, Scott D. Luning, Derick J. Wristers
-
Patent number: 6329257Abstract: A system and method for controlling a characteristic of at least one memory cell on a semiconductor is disclosed. The at least one memory cell includes a gate stack, a source, and a drain. The semiconductor includes a surface. In one aspect, the method and system include providing the gate stack on the semiconductor and providing the source including a source dopant having a local peak in concentration. The local peak in concentration of the source dopant is located under the gate stack and in proximity to a portion of the surface of the semiconductor. In another aspect the method and system includes a memory cell on a semiconductor. The semiconductor includes a surface. The memory cell includes a gate stack on the semiconductor, a source, and a drain. The gate stack has a first edge and a second edge. The source is located in proximity to the first edge of the gate stack. The drain is located in proximity to the second edge of the gate stack. A first portion of the source is disposed under the gate stack.Type: GrantFiled: December 19, 1997Date of Patent: December 11, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Scott D. Luning, Daniel Sobek, Timothy J. Thurgate
-
Patent number: 6294433Abstract: The present invention is directed to a method of forming source/drain regions in a semiconductor device and a novel device structure. In one illustrative embodiment, the method involves forming a gate stack comprised of a gate electrode above a semiconducting substrate, and performing first and second ion implantation processes to form first and second doped regions in said substrate. The method continues with forming a masking layer above at least the gate electrode, performing a third ion implantation process after the masking layer is formed to create a third doped region in the substrate, and annealing the doped regions. In one illustrative embodiment, a semiconductor device includes a gate stack formed above a substrate, and a plurality of source/drain regions formed in the substrate, the source/drain regions having a junction depth that ranges from approximately 2000-2500 Å.Type: GrantFiled: February 9, 2000Date of Patent: September 25, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Scott D. Luning
-
Patent number: 6236596Abstract: A method and apparatus for reducing band-to-band currents during the erasure of a flash EEPROM memory cell is provided. The apparatus has a back biasing connection on the substrate at which a biasing voltage is applied during erasure of the flash EEPROM memory cell. The method of applying the biasing voltage to the back biasing connection during erasure of the flash EEPROM memory cell reduces band-to-band current between the source region and the substrate during erasure of the flash memory cell. This reduction provides for gate size reduction in flash memory cells without inducing detrimental short channel effects.Type: GrantFiled: December 15, 1999Date of Patent: May 22, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Daniel Sobek, Timothy James Thurgate, Scott D. Luning, Vei-Han Chan, Sameer S. Haddad
-
Patent number: 6168637Abstract: A method and system for providing a flash memory cell on a semiconductor is disclosed. In one aspect, the method and system include providing a plurality of gate stacks and providing a drain implant at an angle. The plurality of gate stacks define a plurality of drain areas and a plurality of source areas. The angle is measured from a direction perpendicular to the surface of the semiconductor. The angle allows the plurality of gate stacks to block the drain implant from reaching the plurality of source areas. In another aspect, the method and system include providing a plurality of gate stacks and providing a source implant at an angle. The plurality of gate stacks define a plurality of drain areas and a plurality of source areas. The angle is measured from a direction perpendicular to the surface of the semiconductor. The angle allows the plurality of gate stacks to block the source implant from reaching the plurality of drain areas.Type: GrantFiled: December 16, 1997Date of Patent: January 2, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Mark Randolph, Timothy J. Thurgate, Scott D. Luning
-
Patent number: 6153487Abstract: The present invention provides a method and system for the formation of semiconductor devices which reduces band-to-band tunneling current and short-channel effects. The method and system includes implanting first low-dose arsenic into an area in the substrate, thermally diffusing the first low-dose arsenic through a portion of the substrate, implanting a second higher-dose arsenic into the area in the substrate, and diffusing the second higher-dose arsenic into the area in the substrate. Under the present invention, the combination of the first and second arsenic implants has a graded lateral profile which reduces band-to-band tunneling current and short-channel effects. The method also improves the reliability and performance of the semiconductor devices.Type: GrantFiled: March 17, 1998Date of Patent: November 28, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Scott D. Luning, Timothy J. Thurgate, Daniel Sobek, Nicholas H. Tripsas