Patents by Inventor Shane Charles Hollmer
Shane Charles Hollmer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11705163Abstract: A memory device can include a nonvolatile memory (NVM) cell array, data path circuits, coupled between the NVM cell array and an output of the device, that are configured to enable access to the NVM cell array via a plurality of bit lines. A first charge pump can generate a first voltage supply. A second charge pump can generate a second voltage supply. Switch circuits are configured to, in a first mode, couple the first voltage supply to data path circuits, and in a second mode, couple the second voltage supply to the data path circuits. The first charge pump, the second charge pump, the switch circuits, the data path circuits and the NVM cell array are formed with the same integrated circuit substrate. Corresponding methods and systems are also disclosed.Type: GrantFiled: July 2, 2021Date of Patent: July 18, 2023Assignee: Adesto Technologies CorporationInventors: Stephen Trinh, Duong Vinh Hao, Nguyen Khac Hieu, Hendrik Hartono, John Dinh, Shane Charles Hollmer
-
Patent number: 11056155Abstract: A memory device can include a plurality of banks, each bank including a memory cell array of nonvolatile (NV) memory cells; a plurality of charge pumps, including a first charge pump and second charge pump; and a switch circuit. The switch circuit can be configured to, in a first mode, connect the first charge pump to first circuits of the banks and isolate the second charge pump from the first circuits, and in a second mode, isolate the first charge pump from the first circuits and connect the second charge pump to the first circuits.Type: GrantFiled: June 20, 2019Date of Patent: July 6, 2021Assignee: Adesto Technologies CorporationInventors: Stephen Trinh, Duong Vinh Hao, Nguyen Khac Hieu, Hendrik Hartono, John Dinh, Shane Charles Hollmer
-
Patent number: 10446747Abstract: A method can include, by operation of a controller circuit, writing data into a volatile memory portion formed in an integrated circuit substrate of a memory device. In response to first conditions, date can be written from the volatile memory portion into a nonvolatile memory portion formed in the same integrated circuit substrate as the volatile memory portion. The nonvolatile memory portion can store the data in two terminal memory elements re-programmable between at least two different resistance states.Type: GrantFiled: August 31, 2017Date of Patent: October 15, 2019Assignee: Adesto Technology CorporationInventors: Narbeh Derhacobian, Shane Charles Hollmer
-
Patent number: 9721658Abstract: A memory device can include a plurality of bit lines; plurality of memory elements coupled to the bit lines, each memory element including a memory layer formed between two electrodes, the memory layer being programmable between a plurality of different resistance states by creation and removal of conductive regions therein by application of electric fields; and at least one sense amplifier (SA) configured to compare a first value, corresponding to a resistance state of a first memory element, to a second value, corresponding to a resistance state of a second memory element.Type: GrantFiled: July 4, 2015Date of Patent: August 1, 2017Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Nad Edward Gilbert
-
Patent number: 9361975Abstract: Structures and methods of operating a resistive switching memory device are disclosed herein. In one embodiment, a resistive switching memory device can include: (i) a plurality of resistive memory cells, where each of the resistive switching memory cells is configured to be programmed to a low resistance state by application of a first voltage in a forward bias direction, and to be erased to a high resistance state by application of a second voltage in a reverse bias direction; and (ii) a sensing circuit coupled to at least one of the plurality of resistive memory cells, where the sensing circuit is configured to read a data state of the at least one resistive memory cell by application of a third voltage in the forward bias direction or the bias reverse direction.Type: GrantFiled: March 11, 2013Date of Patent: June 7, 2016Assignee: Adesto Technologies CorporationInventors: Nad Edward Gilbert, John Dinh, John Ross Jameson, III, Michael N. Kozicki, Shane Charles Hollmer
-
Patent number: 9336868Abstract: Structures and operations of a resistive switching memory device are described herein. In one embodiment, a resistive switching memory device can include: a plurality of resistive memory cells, each configured to be programmed to a low resistance state by application of a first voltage in a forward bias direction, and erased to a high resistance state by application of a second voltage in a reverse bias direction; a plurality of common plates, each being connected to a subset of the resistive memory cells; a command detector configured to detect a write command to be executed as a first and second write operations; and a write controller configured to perform the first write operation on each resistive memory cell in a selected subset, and to perform the second write operation on at least one of the resistive memory cells in the selected subset based on the detected write command.Type: GrantFiled: June 4, 2013Date of Patent: May 10, 2016Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Derric Lewis, John Dinh, Nad Edward Gilbert
-
Memory devices, circuits and methods having data values based on dynamic change in material property
Patent number: 9177639Abstract: A method can include determining a data value stored in a memory element of a memory cell array based on the length of time required to cause a property of the memory element to change. A memory device can include a plurality of elements programmable into at least two different states; and an electrical bias section that applies sense conditions to a selected element; and a sense section configured to distinguish between the two different states according to whether a change in property occurs in the selected element within a predetermined time under the sense conditions.Type: GrantFiled: December 9, 2011Date of Patent: November 3, 2015Assignee: Adesto Technologies CorporationInventors: John Ross Jameson, Shane Charles Hollmer, Nad Edward Gilbert -
Patent number: 9159414Abstract: An integrated circuit may can include a memory section that stores data in programmable impedance elements arranged at cross points of select lines and sub bit lines, groups of sub bit lines each being connected to a different main bit line, the elements being formed above a substrate surface.Type: GrantFiled: October 22, 2012Date of Patent: October 13, 2015Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Shane Charles Hollmer, John Dinh
-
Patent number: 9099175Abstract: A method can include electrically programming memory elements between first and second states; and reading data from the memory elements by applying electrical sense conditions; wherein a memory element in the first state takes a longer time to undergo a change in property under the sense conditions than a memory element in the second state.Type: GrantFiled: February 29, 2012Date of Patent: August 4, 2015Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Nad Edward Gilbert
-
Patent number: 8947907Abstract: An integrated circuit device can include a plurality of memory cells, each including at least one element programmable between different impedance states by application of a voltage or current; a plurality of bit line groups, each bit line group including multiple bit lines, each bit line being coupled to multiple memory cells; a plurality of current source circuits coupled to the bit line groups, each current source circuit configured to couple the bit lines of its respective group to at least a first bias node or a second bias node.Type: GrantFiled: April 13, 2013Date of Patent: February 3, 2015Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, John Dinh
-
Patent number: 8854873Abstract: A memory device can include at least one array comprising a plurality of elements programmable between at least two different states, each state having a different time to a change in property under applied sense conditions; a read circuit configured to apply the sense conditions to selected elements and detect changes in property of the selected elements to generate read data; a latch circuit configured to store read data from the read circuit; and a transfer path configured to provide a parallel data transfer path between the read circuit and the latch circuit.Type: GrantFiled: May 4, 2012Date of Patent: October 7, 2014Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, John Dinh, Derric Jawaher Herman Lewis
-
Patent number: 8687403Abstract: An integrated circuit (IC) device may include a first portion having a plurality of volatile memory cells; and a second portion coupled by a data transfer path to the first portion, the second portion including a plurality of nonvolatile memory cells, each nonvolatile memory cell including at least one resistive element programmable more than once between different resistance values. A memory device may also include variable impedance elements accessible by access bipolar junction transistors (BJTs) having at least a portion formed by a semiconductor layer formed over a substrate. A memory device may also include a plurality of memory elements that each includes a dielectric layer formed between a first and second electrode, the dielectric layer including a solid electrolyte with a soluble metal having a mobility less than that of silver in a germanium disulfide.Type: GrantFiled: June 10, 2011Date of Patent: April 1, 2014Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Shane Charles Hollmer, Ishai Naveh
-
Patent number: 8675396Abstract: An integrated circuit (IC) device can include a memory array having memory elements formed with a solid ion conductor, the memory array programmable to provide portions with different response types; and a logic section comprising logic circuits configured to perform logic functions, the logic section being coupled to the memory array to store and read data values therefrom. A memory device can also have a plurality of access ports, each configurable to access any of the different portions of the memory array. A memory device can further include a read circuit configured to read data values from the different portions according to the response type of each portion.Type: GrantFiled: December 10, 2012Date of Patent: March 18, 2014Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Ishai Naveh, Shane Charles Hollmer
-
Patent number: 8654561Abstract: A memory device can include a plurality of programmable elements; at least one sense circuit that generates sense data values from detected impedances of accessed programmable elements; and at least one data store circuit that stores initial data values from the at least one sense circuit, and stores output data values from the at least one sense circuit after check conditions have been applied to at least one programmable element. The check conditions can induce a change in impedance for programmable elements programmed to at least one predetermined state. Methods can include reading data from at least one memory cell of a memory device comprising a plurality of such memory cells; if the read data has a first value, providing such data as an output value; and if the read data has a second value, repeating access to the memory cell to confirm the read data value.Type: GrantFiled: October 19, 2011Date of Patent: February 18, 2014Assignee: Adesto Technologies CorporationInventors: John Ross Jameson, John Dinh, Derric Lewis, Daniel Wang, Shane Charles Hollmer, Nad Edward Gilbert, Janet Wang
-
Patent number: 8625331Abstract: An integrated circuit can include a plurality of programmable metallization cells (PMCs) in a memory array, each PMC comprising an ion conducting material, an active metal dissolvable in the ion conducting material, and two electrodes, a first electrode of at least one PMC being coupled to a program node; and a plurality of program and verify circuits, each including a current source section to enable at least one current path between the program node and a power supply node in a program and verify operation, and a verify signal generator circuit comprising at least a first comparator having a first input coupled to the program node, a second input coupled to receive a first reference voltage, and a comparator output to provide a verify signal that indicates a program operation is complete.Type: GrantFiled: July 10, 2012Date of Patent: January 7, 2014Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Nad Edward Gilbert
-
Patent number: 8498164Abstract: An integrated circuit can include at least one programmable metallization cell (PMC) comprising an ion conducting material and a metal dissolvable in the ion conducting material, selectively connected to a shunt node; and a biasing circuit comprising a current source coupled to the shunt node configurable to provide a first current in a first type operation, and a voltage regulator coupled to the shunt node configured to regulate a potential at the shunt node; wherein in the first type operation, the voltage regulator shunts current with respect to the shunt node in a same direction as a current flow of the at least one PMC.Type: GrantFiled: August 24, 2012Date of Patent: July 30, 2013Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Nad Edward Gilbert
-
Patent number: 8369132Abstract: A method can include programming a selected programmable metallization cell (PMC) by coupling the anodes of a group of PMCs to a first power supply voltage and connecting a cathode of one of PMCs of the group to a second power supply voltage with a select device; and erasing a selected PMC by coupling the anodes of a group of PMCs to the second power supply voltage and connecting the cathode of one of PMCs of the group to the first supply voltage with the select device.Type: GrantFiled: December 23, 2011Date of Patent: February 5, 2013Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Nad Edward Gilbert
-
Patent number: 8331128Abstract: A memory device may include a plurality of memory cells each having elements with at least one solid ion conductor programmable between at least two different impedance states for at least two different data retention times, the plurality of memory cells being dividable into a plurality of portions, each portion being separately configurable for one of the data retention times.Type: GrantFiled: December 2, 2009Date of Patent: December 11, 2012Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Shane Charles Hollmer
-
Patent number: 8294488Abstract: An integrated circuit may include a plurality of sub bit line groups, each sub bit line group coupled to a different main bit line by a corresponding access device; and a plurality of programmable impedance elements arranged into element groups, each element group being coupled to a corresponding each sub bit line.Type: GrantFiled: April 26, 2010Date of Patent: October 23, 2012Assignee: Adesto Technologies CorporationInventors: Narbeh Derhacobian, Shane Charles Hollmer, John Dinh
-
Patent number: 8274842Abstract: An integrated circuit may include: access circuits that couple first electrodes of a plurality of programmable metallization cells (PMC) to access paths in parallel, each PMC comprising a solid ion conducting material formed between the first electrode and a second electrode; a plurality of write circuits, each coupled to a different access path, and each coupling the corresponding access path to a first voltage in response to input write data having a first value and to a second voltage in response to the input write data having a second value; and a node setting circuit that maintains second electrodes of the PMCs at a substantially constant third voltage while write circuits couple the access paths to the first or second voltages.Type: GrantFiled: September 25, 2009Date of Patent: September 25, 2012Assignee: Adesto Technologies CorporationInventors: Shane Charles Hollmer, Nad Edward Gilbert, John Dinh