Patents by Inventor Shingo Nagano
Shingo Nagano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140226113Abstract: Only a first pixel electrode exists just under a first light shielding part of a black matrix, a gate insulating film and an interlayer insulating film exist on the upper layer of the first pixel electrode, and this area is an end area. Just under an opening of the black matrix, a second pixel electrode exists on the uppermost layer of a TFT substrate. The second pixel electrode is formed on the gate insulating film and the interlayer insulating film except a contact part. An area where the second pixel electrode exists on the uppermost layer of the TFT substrate is a main area. By a combination structure of the first pixel electrode and the second pixel electrode, the transmittance of the liquid crystal layer in the end area is made relatively higher than the transmittance in the main area.Type: ApplicationFiled: February 10, 2014Publication date: August 14, 2014Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yoshimitsu ISHIKAWA, Shingo NAGANO
-
Publication number: 20140218670Abstract: Each pixel of a multiple view liquid crystal display in a normally black mode includes a counter electrode provided with a slit for generating a fringe electric field. An alignment film subjected to liquid crystal alignment processing in a predetermined direction is disposed on a surface of a TFT substrate provided with the counter electrode. An angle formed by an extending direction of a slit at an end of a pixel region (a first region) and a direction of the liquid crystal alignment processing is greater than an angle formed by the extending direction of the slit in a central part of the pixel region (a second region) and the direction of the liquid crystal alignment processing. The first region has a higher transmittance than that in the second region when low luminance display is carried out.Type: ApplicationFiled: February 5, 2014Publication date: August 7, 2014Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shingo NAGANO, Yoshimitsu ISHIKAWA, Tetsuya SATAKE
-
Patent number: 8797252Abstract: A liquid crystal display apparatus according to the invention is an in-plane switching liquid crystal display apparatus having gate wirings and source wirings, which intersect one another, and also having pixel electrodes each connected to an associated one of the source wirings, and common electrodes disposed opposite to the pixel electrodes. A scanning signal is inputted to the gate wiring so that one horizontal period has a writing period, in which a pixel potential is written to the pixel electrode, and a nonwriting period, in which no pixel potential is written to the pixel electrode. The pixel potential is outputted to the source wiring in the writing period, while a common potential is inputted to the source wiring in the nonwriting period.Type: GrantFiled: June 18, 2013Date of Patent: August 5, 2014Assignee: Mitsubishi Electric CorporationInventors: Shingo Nagano, Yuichi Masutani, Hisaharu Oura
-
Patent number: 8772781Abstract: On each of wiring conversion parts connected to a first conductive film and a second conductive film each functioning as a wiring, a first transparent conductive film does not cover an end surface of the second conductive film in proximity to a corner of the first transparent conductive film, and has a portion covering the end surface of the second conductive film on a portion other than the proximity of the corners. A second transparent conductive film as an upper layer of the first transparent conductive film is connected to the first conductive film and the second conductive film, so that the first conductive film and the second conductive film are electrically connected.Type: GrantFiled: October 31, 2012Date of Patent: July 8, 2014Assignee: Mitsubishi Electric CorporationInventors: Naruhito Hoka, Shingo Nagano, Takeshi Shimamura, Osamu Miyakawa
-
Publication number: 20140184660Abstract: A one-pixel structure of a display panel included in an auto-stereoscopic image display device adopts an in-plane switching mode. Transparent counter electrodes that are not provided in a liquid crystal panel of a normal in-plane switching mode are formed correspondingly to pixel peripheral regions on a second transparent substrate side and, in 3-dimensional image display, a vertical electric field is forcibly generated between the transparent counter electrodes and the comb-shaped electrodes, which causes the liquid crystal molecules to rise to show black display in the pixel peripheral regions. In 2-dimensional image display, meanwhile, the transparent counter electrodes are set to be floating, and the display panel is caused to have a structure substantially equivalent to a structure in which the transparent counter electrodes are not provided, to thereby make the display in pixel peripheral regions identical to the display (brightness) in a pixel main region.Type: ApplicationFiled: December 11, 2013Publication date: July 3, 2014Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Toshiaki FUJINO, Yasunori NIWANO, Syuichi KIRA, Shingo NAGANO, Akimasa YUUKI
-
Publication number: 20140160401Abstract: A liquid crystal display panel includes signal lines, scanning lines, a common line, and a planarizing film covering the lines. Pattern edge portions of a pixel electrode are arranged to be overlaid above edge portions of the signal lines and the scanning lines. Further, slits being openings formed at the pixel electrode are formed line-symmetrically to each other relative to a reference line which is the extending direction of the common line arranged to cross the center portion of a pixel part.Type: ApplicationFiled: November 5, 2013Publication date: June 12, 2014Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Koji YONEMURA, Shingo NAGANO
-
Patent number: 8710509Abstract: A liquid crystal panel, comprising: an array substrate including: a display area, in which pixels disposed, wherein the pixel includes: a switching device; a lower electrode; an insulating layer formed on the lower electrode; an upper electrode, which has a plurality of slits to generate a fringe electric field; and a common signal line; a scanning line; a signal line crossing the scanning line; and a contact hole; and an opposite substrate, wherein one electrode of the upper electrode and the lower electrode is a pixel electrode connected to the switching element, and the other electrode thereof is a common electrode, wherein the signal line is disposed at every two pixels adjacent in a scanning line direction, wherein the contact hole is shared by the adjacent two pixels and is formed at an intervening region of the two adjacent pixels in which the signal line is not provided.Type: GrantFiled: November 2, 2011Date of Patent: April 29, 2014Assignee: Mitsubishi Electric CorporationInventor: Shingo Nagano
-
Publication number: 20140085439Abstract: The display device includes a display panel on which sub-pixel pairs are arranged in a lateral direction, and a parallax barrier shutter panel on which sub-openings that can be changed between a light transmittance state and a light-shielding state are arranged in a lateral direction. Arbitrary allocated number of adjacent sub-openings among the plural sub-openings belonging to a reference parallax barrier pitch are put into a light transmittance state, and the remaining sub-openings are put into a light-shielding state, so that a general opening is formed on the parallax barrier shutter panel. A sub-opening pitch of the sub-opening on the boundary part between the adjacent common driving areas is different from the sub-opening pitch of the other sub-openings.Type: ApplicationFiled: September 23, 2013Publication date: March 27, 2014Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yasunori NIWANO, Toshiaki FUJINO, Yoshimitsu ISHIKAWA, Syuichi KIRA, Shingo NAGANO, Kazuhiro ISHIGUCHI, Kazunori OKUMOTO, Akimasa YUUKI, Tetsuya SATAKE
-
Publication number: 20130278647Abstract: A liquid crystal display apparatus according to the invention is an in-plane switching liquid crystal display apparatus having gate wirings and source wirings, which intersect one another, and also having pixel electrodes each connected to an associated one of the source wirings, and common electrodes disposed opposite to the pixel electrodes. A scanning signal is inputted to the gate wiring so that one horizontal period has a writing period, in which a pixel potential is written to the pixel electrode, and a nonwriting period, in which no pixel potential is written to the pixel electrode. The pixel potential is outputted to the source wiring in the writing period, while a common potential is inputted to the source wiring in the nonwriting period.Type: ApplicationFiled: June 18, 2013Publication date: October 24, 2013Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shingo NAGANO, Yuichi Masutani, Hisaharu Oura
-
Patent number: 8488092Abstract: An array substrate including: a pixel defined by both a scanning line and a signal line intersecting with the scanning line, wherein a display area on a substrate includes a plurality of pixels arranged in a matrix shape, wherein the pixel includes: a switching device; a lower electrode that is connected to the switching device; an insulating film that is formed on the lower electrode; and an upper electrode that is formed on the insulating film to generate a fringe electric field between the lower electrode and the upper electrode, and wherein, in an area where the upper electrode is not formed and light is not transmitted, a contact hole is provided on a conducting pattern having the same potential as the lower electrode, by removing the insulating film.Type: GrantFiled: March 4, 2011Date of Patent: July 16, 2013Assignee: Mitsubishi Electric CorporationInventors: Shingo Nagano, Yuzo Odoi
-
Patent number: 8451395Abstract: A thin-film transistor array substrate includes a source line that is formed above a gate insulating layer covering a gate line, a semiconductor layer that is formed on the gate insulating layer and placed in a substantially whole area below a drain electrode, in a substantially whole area below a source electrode, in a substantially whole area below the source line and in a position opposite to the gate electrode, a pixel electrode that is formed directly on the drain electrode, a transparent conductive pattern that is formed directly on the source electrode and the source line in the same layer as the pixel electrode, and a counter electrode that is formed on an interlayer insulating layer covering the pixel electrode and the transparent conductive pattern and generates a fringe electric field with the pixel electrode.Type: GrantFiled: January 19, 2010Date of Patent: May 28, 2013Assignee: Mitsubishi Electric CorporationInventors: Shingo Nagano, Yuichi Masutani
-
Publication number: 20130112978Abstract: On each of wiring conversion parts connected to a first conductive film and a second conductive film each functioning as a wiring, a first transparent conductive film does not cover an end surface of the second conductive film in proximity to a corner of the first transparent conductive film, and has a portion covering the end surface of the second conductive film on a portion other than the proximity of the corners. A second transparent conductive film as an upper layer of the first transparent conductive film is connected to the first conductive film and the second conductive film, so that the first conductive film and the second conductive film are electrically connected.Type: ApplicationFiled: October 31, 2012Publication date: May 9, 2013Inventors: Naruhito HOKA, Shingo NAGANO, Takeshi SHIMAMURA, Osamu MIYAKAWA
-
Publication number: 20130113109Abstract: On a wiring conversion part connected to a first conductive film and a second conductive film each functioning as a wiring, a hollow portion is formed inside the second conductive film. A first transparent conductive film provided on the second conductive film is formed so as to cover an upper surface of the second conductive film and an end surface thereof exposed on the hollow portion, and so as not to cover an outer peripheral end surface of the second conductive film. A second transparent conductive film which is a layer above the first transparent conductive film is connected to the second conductive film and the first conductive film, so that the first conductive film and the second conductive film are electrically connected.Type: ApplicationFiled: October 16, 2012Publication date: May 9, 2013Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shingo NAGANO, Takeshi SHIMAMURA, Naruhito HOKA
-
Patent number: 8319928Abstract: The liquid crystal display device, in which liquid crystal is filled between a TFT array substrate having a TFT and a counter substrate placed opposite to the TFT array substrate, includes a pixel electrode placed at least partly directly over or under a drain electrode of the thin film transistor so as to directly overlap the drain electrode, an interlayer insulating layer placed to cover the pixel electrode, and a counter electrode placed on the interlayer insulating layer and having a slit to generate a fringe electric field with the pixel electrode, wherein the counter electrode is placed to overlap a gate line connected to a gate electrode of the TFT in at least part of area and connected to the counter electrode in an adjacent pixel across the gate line.Type: GrantFiled: February 11, 2009Date of Patent: November 27, 2012Assignee: Mitsubishi Electric CorporationInventors: Shingo Nagano, Yuichi Masutani, Toshio Araki, Osamu Miyakawa
-
Publication number: 20120249916Abstract: A liquid crystal display apparatus includes: an array substrate; a seal material; and an opposite substrate, wherein the array substrate includes: a plurality of thin film transistors formed in correspondence to respective intersection parts of a plurality of gate wirings and a plurality of source wirings; a pixel electrode connected to the thin film transistor; an opposite electrode formed to face the pixel electrode; a gate extraction wiring that connects the gate wirings and a connection terminal formed in an outer area of the seal material; a conductive film that covers the gate extraction wiring with sandwiching a first insulation film therebetween; and a second insulation film that covers the conductive film in at least part of the outer area of the seal material, and wherein the conductive film is applied with an electrical potential of the opposite electrode.Type: ApplicationFiled: March 19, 2012Publication date: October 4, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shingo Nagano, Shigeaki Noumi, Osamu Miyakawa
-
Patent number: 8248564Abstract: A liquid crystal display device includes a gate line placed above a substrate, a gate insulating layer to cover the gate line, a source line placed above the gate insulating layer, an interlayer insulating layer to cover the source line, a comb-shaped or slit-shaped pixel electrode electrically connected a drain electrode of a TFT through a contact hole penetrating the interlayer insulating layer, a first counter electrode placed below and opposite to the pixel electrode with an insulating layer interposed therebetween to generate an oblique electric field with the pixel electrode, and a second counter electrode formed in the same layer as the pixel electrode and placed overlapping the source line in a given area to generate an in-plane electric field with the pixel electrode.Type: GrantFiled: March 10, 2009Date of Patent: August 21, 2012Assignee: Mitsubishi Electric CorporationInventors: Shingo Nagano, Osamu Miyakawa, Nobuaki Ishiga
-
Publication number: 20120113376Abstract: A thin film transistor array substrate of the present invention having an array area, and a frame area, the thin film transistor array substrate includes: a thin film transistor; an upper metal pattern formed by the same material as source and drain electrodes at the same layer; a transparent conductive film pattern; and an upper layer insulation film, wherein the transparent conductive film pattern has: a first-type transparent conductive film pattern provided to located within one of a pattern of the electrode pattern and a pattern of the metal pattern, as viewed from the top side, and to not cover pattern end faces of the electrode pattern or the metal pattern; and a second-type transparent conductive film pattern provided to stick out from an inside of at least a portion of one of the patterns, as viewed from the top side and to cover the pattern end faces.Type: ApplicationFiled: October 26, 2011Publication date: May 10, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Masami HAYASHI, Osamu Miyagawa, Toru Takeguchi, Shinichi Yano, Yasuyoshi Itoh, Shingo Nagano
-
Publication number: 20120112200Abstract: A liquid crystal panel, comprising: an array substrate including: a display area, in which pixels disposed, wherein the pixel includes: a switching device; a lower electrode; an insulating layer formed on the lower electrode; an upper electrode, which has a plurality of slits to generate a fringe electric field; and a common signal line; a scanning line; a signal line crossing the scanning line; and a contact hole; and an opposite substrate, wherein one electrode of the upper electrode and the lower electrode is a pixel electrode connected to the switching element, and the other electrode thereof is a common electrode, wherein the signal line is disposed at every two pixels adjacent in a scanning line direction, wherein the contact hole is shared by the adjacent two pixels and is formed at an intervening region of the two adjacent pixels in which the signal line is not provided.Type: ApplicationFiled: November 2, 2011Publication date: May 10, 2012Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Shingo NAGANO
-
Patent number: 8031283Abstract: An active matrix substrate according to one aspect of the present invention is a TFT array substrate including a TFT. The active matrix substrate includes a gate signal line electrically connected to a gate electrode of the TFT, a first insulating film formed above the gate signal line, an auxiliary capacitance electrode formed above the first insulating film and supplied with a common potential, a second insulating film formed above the auxiliary capacitance electrode, a source signal line formed above the second insulating film and electrically connected to a source electrode of the TFT, a third insulating film formed above the source signal line, and a pixel electrode formed above the third insulating film so that the pixel electrode overlaps with a part of the auxiliary capacitance electrode.Type: GrantFiled: January 14, 2009Date of Patent: October 4, 2011Assignee: Mitsubishi Electric CorporationInventors: Toshio Araki, Osamu Miyakawa, Nobuaki Ishiga, Shingo Nagano
-
Publication number: 20110216278Abstract: An array substrate including: a pixel defined by both a scanning line and a signal line intersecting with the scanning line, wherein a display area on a substrate includes a plurality of pixels arranged in a matrix shape, wherein the pixel includes: a switching device; a lower electrode that is connected to the switching device; an insulating film that is formed on the lower electrode; and an upper electrode that is formed on the insulating film to generate a fringe electric field between the lower electrode and the upper electrode, and wherein, in an area where the upper electrode is not formed and light is not transmitted, a contact hole is provided on a conducting pattern having the same potential as the lower electrode, by removing the insulating film.Type: ApplicationFiled: March 4, 2011Publication date: September 8, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shingo Nagano, Yuzo Odoi