Patents by Inventor Soo-Geun Lee
Soo-Geun Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060163736Abstract: Provided are an interconnection of a semiconductor device which includes a capping layer and a method for forming the interconnection. The interconnection of the semiconductor device is a copper damascene interconnection where the capping layer is formed as a dual layer of a silicon nitride layer and silicon carbide layer on a copper layer processed by chemical mechanical polishing (CMP). Therefore, it is possible to maintain a high etching selectivity and a low dielectric constant of the silicon carbide layer while providing superior leakage suppression.Type: ApplicationFiled: March 3, 2006Publication date: July 27, 2006Inventors: Kyoung-woo Lee, Soo-geun Lee, Ki-chul Park, Won-sang Song
-
Publication number: 20060154465Abstract: Provided is a method for fabricating an interconnection line in a semiconductor device. The method includes forming a dielectric layer pattern including a region for forming the interconnection line on a semiconductor substrate, forming a diffusion barrier layer on the dielectric layer pattern, forming a first adhesion layer on the diffusion barrier layer, forming a seed layer on the first adhesion layer, forming a conductive layer to fill the region for forming the interconnection line, performing grain growth of the conductive layer by performing a first annealing process, planarizing the conductive layer to expose the top surface of the dielectric layer pattern, and forming an interface layer through reaction between the first adhesion layer and the conductive layer by performing a second annealing process at a temperature higher than that of the first annealing process.Type: ApplicationFiled: January 12, 2006Publication date: July 13, 2006Inventors: Bong-seok Suh, Sun-jung Lee, Hong-jae Shin, Soo-geun Lee
-
Patent number: 7041592Abstract: A method for forming a metal interconnection layer of a semiconductor device comprises forming a film including a material selective to a medium used in an ashing process on an interlayer insulating film. The method comprises transforming the film during the ashing process to form an interconnection pattern having a dual damascene structure. A dielectric material such as copper is deposited on the interconnection pattern, which is planarized through CMP, thereby forming a via contact having a single damascene structure without a recess therein.Type: GrantFiled: May 30, 2003Date of Patent: May 9, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-hak Kim, Soo-geun Lee, Kyung-woo Lee
-
Patent number: 7037835Abstract: Provided are an interconnection of a semiconductor device which includes a capping layer and a method for forming the interconnection. The interconnection of the semiconductor device is a copper damascene interconnection where the capping layer is formed as a dual layer of a silicon nitride layer and silicon carbide layer on a copper layer processed by chemical mechanical polishing (CMP). Therefore, it is possible to maintain a high etching selectivity and a low dielectric constant of the silicon carbide layer while providing superior leakage suppression.Type: GrantFiled: December 23, 2003Date of Patent: May 2, 2006Assignee: Samsung Elecrtonics, Co., Ltd.Inventors: Kyoung-woo Lee, Soo-geun Lee, Ki-chul Park, Won-sang Song
-
Patent number: 7022600Abstract: In order to avoid a faulty pattern resulting from a photoresist tail being formed due to a step difference of an upper hard mask layer when a dual hard mask layer is used, a planarization layer is formed following patterning of the upper hard mask layer. In this manner, a photoresist pattern is formed without the creation of a photoresist tail. Alternatively, a single hard mask layer and a planarization layer are substituted for the dual lower hard mask layer and an upper hard mask layer, respectively. In this manner, it is therefore possible to form a photoresist pattern without a photoresist tail being formed during photolithographic processes. In order to prevent formation of a facet, the planarization layer is thickly formed or, alternatively, the hard mask layer is etched using the photoresist pattern.Type: GrantFiled: May 14, 2003Date of Patent: April 4, 2006Assignee: Samsung Electronics, Co., Ltd.Inventors: Jae-Hak Kim, Soo-Geun Lee, Ki-Kwan Park, Kyoung-Woo Lee
-
Patent number: 6953745Abstract: A metal interconnection structure includes a lower metal interconnection layer disposed in a first inter-layer dielectric layer. An inter-metal dielectric layer having a via contact hole that exposes a portion of surface of the lower metal layer pattern is disposed on the first inter-layer dielectric layer and the lower metal layer pattern. A second inter-layer dielectric layer having a trench that exposes the via contact hole is formed on the inter-metal dielectric layer. A barrier metal layer is formed on a vertical surface of the via contact and the exposed surface of the second lower metal interconnection layer pattern. A first upper metal interconnection layer pattern is disposed on the barrier metal layer, thereby filling the via contact hole and a portion of the trench. A void diffusion barrier layer is disposed on the first metal interconnection layer pattern and a second upper metal interconnection layer pattern is disposed on the void diffusion barrier layer to completely fill the trench.Type: GrantFiled: July 15, 2004Date of Patent: October 11, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-hoon Ahn, Hyo-jong Lee, Kyung-tae Lee, Kyoung-woo Lee, Soo-geun Lee, Bong-seok Suh
-
Patent number: 6936533Abstract: A method of fabricating a semiconductor device having a low dielectric constant is disclosed. According to the method, a silicon oxycarbide layer is formed, treated with plasma, and patterned. The silicon oxycarbide layer is formed by a coating method or a CVD method such as a PECVD method. Treating the silicon oxycarbide layer with plasma is performed by supplying at least one gas selected from a group of He, H2, N2O, NH3, N2, O2 and Ar. It is desirable that plasma be applied at the silicon oxycarbide layer in a PECVD device by an in situ method after forming the silicon oxycarbide layer. In a case in which a capping layer is further stacked and patterned, it is desirable to treat with H2-plasma. Even in a case in which an interlayer insulation is formed of the silicon oxycarbide layer and a coating layer of an organic polymer group for a dual damascene process, it is desirable to perform the plasma treatment before forming the coating layer.Type: GrantFiled: November 27, 2001Date of Patent: August 30, 2005Assignee: Samsung Electronics, Co., Ltd.Inventors: Jae-Hak Kim, Hong-Jae Shin, Soo-Geun Lee, Kyoung-Woo Lee
-
Publication number: 20050088551Abstract: An image sensor device and method for forming the same include a photodiode formed in a substrate, at least one electrical interconnection line electrically associated with the photodiode, a light passageway having a light inlet, the light passageway being positioned in alignment with the photodiode, a color filter positioned over the light inlet of the light passageway and a lens positioned over the color filter in alignment with the light passageway wherein the at least one electrical interconnection line includes a copper interconnection formation having a plurality of interlayer dielectric layers in a stacked configuration with a diffusion barrier layer between adjacent interlayer dielectric layers, and a barrier metal layer between the copper interconnection formation and the plurality of interlayer dielectric layers and intervening diffusion barrier layers. An image sensor device may employ copper interconnections if a barrier metal layer is removed from above a photodiode.Type: ApplicationFiled: October 27, 2004Publication date: April 28, 2005Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Soo-Geun Lee, Ki-Chul Park, Kyoung-Woo Lee
-
Patent number: 6861347Abstract: A method for forming a metal wiring layer in a semiconductor device using a dual damascene process is provided. A stopper layer, an interlayer insulating layer, and a hard mask layer are sequentially formed on a semiconductor substrate having a conductive layer. A first photoresist pattern that comprises a first opening having a first width is formed on the hard mask layer. The hard mask layer and portions of the interlayer insulating layer are etched using the first photoresist pattern as an etching mask, thereby forming a partial via hole having the first width. The first photoresist pattern is removed. An organic material layer is coated on the semiconductor substrate having the partial via hole is formed to fill the partial via hole with the organic material layer. A second photoresist pattern that comprises a second opening aligned with the partial via hole and having a second width greater than the first width is formed on the coated semiconductor substrate.Type: GrantFiled: April 2, 2002Date of Patent: March 1, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-woo Lee, Hong-jae Shin, Jae-hak Kim, Soo-geun Lee
-
Patent number: 6861686Abstract: An image sensor device and method for forming the same include a photodiode formed in a substrate, at least one electrical interconnection line electrically associated with the photodiode, a light passageway having a light inlet, the light passageway being positioned in alignment with the photodiode, a color filter positioned over the light inlet of the light passageway and a lens positioned over the color filter in alignment with the light passageway wherein the at least one electrical interconnection line includes a copper interconnection formation having a plurality of interlayer dielectric layers in a stacked configuration with a diffusion barrier layer between adjacent interlayer dielectric layers, and a barrier metal layer between the copper interconnection formation and the plurality of interlayer dielectric layers and intervening diffusion barrier layers. An image sensor device may employ copper interconnections if a barrier metal layer is removed from above a photodiode.Type: GrantFiled: August 5, 2003Date of Patent: March 1, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-Geun Lee, Ki-Chul Park, Kyoung-Woo Lee
-
Patent number: 6855629Abstract: In a method for forming a dual damascene wiring pattern, an etch stop film and an interlayer dielectric film comprising an SiOC:H group material are formed on a substrate having an electrical connection layer formed thereon. An anti-reflection layer is formed on the interlayer dielectric film. A primary opening is formed by etching the anti-reflection layer and the interlayer dielectric film to expose a surface of the etch stop film. A sacrificial film is formed comprising a low dielectric constant material in the primary opening and on the anti-reflection layer. A trench photoresist pattern having a width larger than that of the primary opening is formed on the sacrificial film after plasma-processing the sacrificial film.Type: GrantFiled: May 14, 2003Date of Patent: February 15, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hak Kim, Soo-Geun Lee, Wan-Jae Park, Kyoung-Woo Lee
-
Publication number: 20050029010Abstract: A metal interconnection structure includes a lower metal interconnection layer disposed in a first inter-layer dielectric layer. An inter-metal dielectric layer having a via contact hole that exposes a portion of surface of the lower metal layer pattern is disposed on the first inter-layer dielectric layer and the lower metal layer pattern. A second inter-layer dielectric layer having a trench that exposes the via contact hole is formed on the inter-metal dielectric layer. A barrier metal layer is formed on a vertical surface of the via contact and the exposed surface of the second lower metal interconnection layer pattern. A first upper metal interconnection layer pattern is disposed on the barrier metal layer, thereby filling the via contact hole and a portion of the trench. A void diffusion barrier layer is disposed on the first metal interconnection layer pattern and a second upper metal interconnection layer pattern is disposed on the void diffusion barrier layer to completely fill the trench.Type: ApplicationFiled: July 15, 2004Publication date: February 10, 2005Inventors: Jeong-hoon Ahn, Hyo-jong Lee, Kyung-tae Lee, Kyoung-woo Lee, Soo-geun Lee, Bong-seok Suh
-
Patent number: 6849536Abstract: Provided are an inter-metal dielectric pattern and a method of forming the same. The pattern includes a lower interconnection disposed on a semiconductor substrate, a lower dielectric layer having a via hole exposing the lower interconnection and covering the semiconductor substrate where the lower interconnection is disposed, and an upper dielectric pattern and a lower capping pattern, which include a trench line exposing the via hole and sequentially stacked on the lower dielectric layer. The lower dielectric layer and the upper dielectric pattern are low k-dielectric layers formed of materials such as SiO2, SiOF, SiOC, and porous dielectric. The method includes forming an inter-metal dielectric layer including a lower dielectric layer and upper dielectric layer, which are sequentially stacked, on a lower interconnection formed on a semiconductor substrate. The inter-metal dielectric layer is patterned to form a via hole, which exposes the upper side of the lower interconnection.Type: GrantFiled: April 1, 2003Date of Patent: February 1, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-Geun Lee, Ju-Hyuk Chung, Il-Goo Kim, Kyoung-Woo Lee, Wan-Jae Park, Jae-Hak Kim
-
Patent number: 6828229Abstract: A method of forming an interconnection line in a semiconductor device is provided. A first etching stopper is formed on a lower conductive layer which is formed on a semiconductor substrate. A first interlayer insulating layer is formed on the first etching stopper. A second etching stopper is formed on the first interlayer insulating layer. A second interlayer insulating layer is formed on the second etching stopper. The second interlayer insulating layer, the second etching stopper, and the first interlayer insulating layer are sequentially etched using the first etching stopper as an etching stopping point to form a via hole aligned with the lower conductive layer. A protective layer is formed to protect a portion of the first etching stopper exposed at the bottom of the via hole. A portion of the second interlayer insulating layer adjacent to the via hole is etched using the second etching stopper as an etching stopping point to form a trench connected to the via hole. The protective layer is removed.Type: GrantFiled: February 22, 2002Date of Patent: December 7, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-geun Lee, Hong-jae Shin, Kyoung-woo Lee, Jae-hak Kim
-
Patent number: 6815331Abstract: Methods for forming a metal wiring layer in a semiconductor device using a dual damascene process.Type: GrantFiled: March 20, 2003Date of Patent: November 9, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-woo Lee, Hong-jae Shin, Jae-hak Kim, Soo-geun Lee
-
Publication number: 20040197991Abstract: Provided are a dual damascene interconnection with a metal-insulator-metal (MIM) capacitor and a method of fabricating the same. In this structure, an MIM capacitor is formed on a via-level IMD. After the via-level IMD is formed, while an alignment key used for patterning the MIM capacitor is being formed, a via hole is formed to connect a lower electrode of the MIM capacitor and an interconnection disposed under the via-level IMD. Also, an upper electrode of the MIM capacitor is directly connected to an upper metal interconnection during a dual damascene process.Type: ApplicationFiled: March 12, 2004Publication date: October 7, 2004Applicant: Samsung Electronics Co., Ltd.Inventors: Kyoung-woo Lee, Soo-geun Lee
-
Publication number: 20040140564Abstract: An image sensor device and method for forming the same include a photodiode formed in a substrate, at least one electrical interconnection line electrically associated with the photodiode, a light passageway having a light inlet, the light passageway being positioned in alignment with the photodiode, a color filter positioned over the light inlet of the light passageway and a lens positioned over the color filter in alignment with the light passageway wherein the at least one electrical interconnection line includes a copper interconnection formation having a plurality of interlayer dielectric layers in a stacked configuration with a diffusion barrier layer between adjacent interlayer dielectric layers, and a barrier metal layer between the copper interconnection formation and the plurality of interlayer dielectric layers and intervening diffusion barrier layers. An image sensor device may employ copper interconnections if a barrier metal layer is removed from above a photodiode.Type: ApplicationFiled: August 5, 2003Publication date: July 22, 2004Inventors: Soo-Geun Lee, Ki-Chul Park, Kyoung-Woo Lee
-
Publication number: 20040137694Abstract: Embodiments of the invention include a MIM capacitor that has a high capacitance that can be manufactured without the problems that affected the prior art. Such a capacitor includes an upper electrode, a lower electrode, and a dielectric layer that is intermediate the upper and the lower electrodes. A first voltage can be applied to the upper electrode and a second voltage, which is different from the first voltage, can be applied to the lower electrode. A wire layer, through which the first voltage is applied to the upper electrode, is located in the same level as or in a lower level than the lower electrode.Type: ApplicationFiled: October 16, 2003Publication date: July 15, 2004Inventors: Kyoung-Woo Lee, Wan-Jae Park, Jeong-Hoon Ahn, Kyung-Tae Lee, Mu-Kyeng Jung, Yong-Jun Lee, Il-Goo Kim, Soo-Geun Lee
-
Publication number: 20040135261Abstract: Provided are an interconnection of a semiconductor device which includes a capping layer and a method for forming the interconnection. The interconnection of the semiconductor device is a copper damascene interconnection where the capping layer is formed as a dual layer of a silicon nitride layer and silicon carbide layer on a copper layer processed by chemical mechanical polishing (CMP). Therefore, it is possible to maintain a high etching selectivity and a low dielectric constant of the silicon carbide layer while providing superior leakage suppression.Type: ApplicationFiled: December 23, 2003Publication date: July 15, 2004Applicant: Samsung Electronics Co., Ltd.Inventors: Kyoung-woo Lee, Soo-geun Lee, Ki-chul Park, Won-sang Song
-
Publication number: 20040132291Abstract: A method of fabricating dual damascene interconnections is provided. A dual damascene region is formed in a hybrid dielectric layer having a dielectric constant of 3.3 or less, and a carbon-free inorganic material is used as a via filler. The present invention improves electrical properties of dual damascene interconnections and minimizes defects.Type: ApplicationFiled: July 23, 2003Publication date: July 8, 2004Applicant: Samsung Electronics Co., Ltd.Inventors: Kyoung-woo Lee, Soo-geun Lee, Wan-jae Park, Jae-hak Kim, Hong-jae Shin