Patents by Inventor Stephen M. Gates
Stephen M. Gates has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9472710Abstract: Embodiments are directed to a coupler system having an interposer configured to couple optical signals. The interposer includes at least one optoelectronic component formed on a glass substrate. The interposer further includes at least one waveguide formed on the glass substrate and configured to couple the optical signals to or from the at least one optoelectronic component, wherein the at least one waveguide comprises a waveguide material having grain diameters greater than about one micron and an optical loss less than about one decibel per centimeter of optical propagation.Type: GrantFiled: December 4, 2015Date of Patent: October 18, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen M. Gates, Joyeeta Nag, Jason S. Orcutt, Jean-Olivier Plouchart, Spyridon Skordas
-
Patent number: 9425298Abstract: A bipolar junction transistor comprises a semiconductor layer disposed on an insulating material, at least a portion of the semiconductor layer forming a base region. The bipolar junction transistor further comprises a transistor emitter laterally disposed on a first side of the base region, where in the transistor emitter is a first doping type and has a first width, and wherein the first width is a lithographic feature size. The bipolar junction transistor further comprises a transistor collector laterally disposed on a second side of the base region, wherein the transistor collector is the first doping type and the first width. The bipolar junction transistor further comprises a central base contact laterally disposed on the base region between the transistor emitter and the transistor collector, wherein the central base contact is a second doping type and has a second width, and wherein the second width is a sub-lithographic feature size.Type: GrantFiled: January 22, 2015Date of Patent: August 23, 2016Assignee: International Business Machines CorporationInventors: Fabio Carta, Daniel C. Edelstein, Stephen M. Gates, Bahman Hekmatshoartabari, Tak H. Ning
-
Publication number: 20160218200Abstract: A bipolar junction transistor comprises a semiconductor layer disposed on an insulating material, at least a portion of the semiconductor layer forming a base region. The bipolar junction transistor further comprises a transistor emitter laterally disposed on a first side of the base region, where in the transistor emitter is a first doping type and has a first width, and wherein the first width is a lithographic feature size. The bipolar junction transistor further comprises a transistor collector laterally disposed on a second side of the base region, wherein the transistor collector is the first doping type and the first width. The bipolar junction transistor further comprises a central base contact laterally disposed on the base region between the transistor emitter and the transistor collector, wherein the central base contact is a second doping type and has a second width, and wherein the second width is a sub-lithographic feature size.Type: ApplicationFiled: January 22, 2015Publication date: July 28, 2016Inventors: Fabio Carta, Daniel C. Edelstein, Stephen M. Gates, Bahman Hekmatshoartabari, Tak H. Ning
-
Patent number: 9349687Abstract: After forming a manganese (Mn)-containing cap layer over interconnects embedded in an interlevel dielectric (ILD) layer, a lithographic stack is formed over the Mn-containing cap layer. The lithographic stack is subsequently patterned to expose a portion of the Mn-containing cap layer that overlies a subset of the interconnects between which the air gaps are to be formed. A portion of the ILD layer located between the subset of the interconnects is damaged through the exposed portion of the Mn-containing cap layer. The damaged portion of the ILD layer is subsequently removed to form openings between the subset of the interconnects. The Mn-containing cap layer acts as a temporary protection layer preventing erosion of the underlying interconnects during the air gap formation.Type: GrantFiled: December 19, 2015Date of Patent: May 24, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen M. Gates, Elbert E. Huang, Joe Lee, Son V. Nguyen, Brown C. Peethala, Christopher J. Penny, Deepika Priyadarshini
-
Publication number: 20160133575Abstract: A semiconductor substrate including one or more conductors is provided. A first layer and a second layer are deposited on the top surface of the conductors. A dielectric cap layer is formed over the semiconductor substrate and air gaps are etched into the dielectric layer. The result is a bilayer cap air gap structure with effective electrical performance.Type: ApplicationFiled: December 7, 2015Publication date: May 12, 2016Inventors: Stephen M. Gates, Elbert E. Huang, Dimitri R. Kioussis, Christopher J. Penny, Deepika Priyadarshini
-
Publication number: 20160133508Abstract: A semiconductor substrate including one or more conductors is provided. A first layer and a second layer are deposited on the top surface of the conductors. A dielectric cap layer is formed over the semiconductor substrate and air gaps are etched into the dielectric layer. The result is a bilayer cap air gap structure with effective electrical performance.Type: ApplicationFiled: December 8, 2015Publication date: May 12, 2016Inventors: Stephen M. Gates, Elbert E. Huang, Dimitri R. Kioussis, Christopher J. Penny, Deepika Priyadarshini
-
Patent number: 9318415Abstract: An integrated circuit and method includes a substrate, a plurality of semiconductor device layers monolithically integrated on the substrate, and a metal wiring layer with vias interconnecting the plurality of semiconductor device layers. The semiconductor device layers are devoid of bonding or joining interface with the substrate.Type: GrantFiled: January 6, 2014Date of Patent: April 19, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Stephen M Gates, Daniel C. Edelstein, Satyanarayana V. Nitta
-
Patent number: 9305836Abstract: A semiconductor substrate including one or more conductors is provided. A first layer and a second layer are deposited on the top surface of the conductors. A dielectric cap layer is formed over the semiconductor substrate and air gaps are etched into the dielectric layer. The result is a bilayer cap air gap structure with effective electrical performance.Type: GrantFiled: November 10, 2014Date of Patent: April 5, 2016Assignee: International Business Machines CorporationInventors: Stephen M. Gates, Elbert E. Huang, Dimitri R. Kioussis, Christopher J. Penny, Deepika Priyadarshini
-
Patent number: 9275936Abstract: A method of fabricating a monolithic integrated circuit using a single substrate, the method including forming a first semiconductor layer from a substrate, fabricating semiconductor devices on the substrate, fabricating at least one metal wiring layer on the semiconductor devices, forming at least one dielectric layer in integral contact with the at least one metal wiring layer, forming contact openings through the at least one dielectric layer to expose regions of the at least one metal wiring layer, integrally forming, from the substrate, a second semiconductor layer on the dielectric layer, and in contact with the at least one metal wiring layer through the contact openings, and forming a plurality of non-linear semiconductor devices in said second semiconductor layer.Type: GrantFiled: January 6, 2014Date of Patent: March 1, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Stephen M. Gates, Daniel C. Edelstein, Satyanarayana V. Nitta
-
Patent number: 9219037Abstract: A porous SiCOH dielectric film in which the stress change caused by increased tetrahedral strain is minimized by post treatment in unsaturated Hydrocarbon ambient. The p-SiCOH dielectric film has more —(CHx) and less Si—O—H and Si—H bonding moieties. Moreover, a stable pSiOCH dielectric film is provided in which the amount of Si—OH (silanol) and Si—H groups at least within the pores has been reduced by about 90% or less by the post treatment. A p-SiCOH dielectric film is produced that is flexible since the pores include stabilized crosslinking —(CHx)— chains wherein x is 1, 2 or 3 therein. The dielectric film is produced utilizing an annealing step subsequent deposition that includes a gaseous ambient that includes at least one C—C double bond and/or at least one C—C triple bond.Type: GrantFiled: September 4, 2012Date of Patent: December 22, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: Stephen M. Gates, Alfred Grill, Son Nguyen, Satyanarayana V. Nitta, Thomas M. Shaw
-
Publication number: 20150279913Abstract: A method of forming an active matrix pixel that includes forming a driver device including contact regions deposited using a low temperature deposition process on a first portion of an insulating substrate. An electrode of an organic light emitting diode is formed on a second portion of the insulating substrate. The electrode is in electrical communication to receive an output from the driver device. At least one passivation layer is formed over the driver device. A switching device comprising at least one amorphous semiconductor layer is formed on the at least one passivation layer over the driver device.Type: ApplicationFiled: March 26, 2014Publication date: October 1, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen M. Gates, Bahman Hekmatshoartabari, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 9111761Abstract: An in-situ process is described incorporating plasma enhanced chemical vapor deposition comprising flowing at least one of a Si, Si+C, B, Si+B, Si?B+C, and B+C containing precursor, and a N containing precursors at first times and removing the N precursor at second times and starting the flow of an oxidant gas and a porogen gas into the chamber. A dielectric layer is described comprising a network having inorganic random three dimensional covalent bonding throughout the network which contains at least one SiCN, SiCNH, SiN, SiNH, BN, BNH, CBN, CBNH, BSiN, BSiNH, SiCBN and SiCBNH as a first component and a low k dielectric as a second component adjacent thereto.Type: GrantFiled: November 30, 2012Date of Patent: August 18, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen M. Gates, Alfred Grill, Son V. Nguyen, Satyanarayana V. Nitta
-
Patent number: 9070686Abstract: An integrated circuit, including a substrate, at least one metal wiring layer disposed above the substrate. The metal wiring layer including a wiring switch and a plurality of patterned conductors. The wiring switch including a back gate field effect transistor (BGFET).Type: GrantFiled: May 24, 2012Date of Patent: June 30, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel C. Edelstein, Stephen M. Gates, Ramachandran Muralidhar, Thomas N. Theis
-
Patent number: 9059679Abstract: Tunable interconnect structures, integrated circuits containing the tunable interconnect structures and methods of manufacturing the same are disclosed. The interconnect transmission line structure includes a signal conductor and a plurality of conductors in proximity to the signal conductor. The structure further includes one or more switchable conductors in proximity to at least the signal conductor. The one or more switchable conductors has a programmable wiring switch with a terminal connected to the one or more switchable conductors and another terminal connected to ground.Type: GrantFiled: April 23, 2013Date of Patent: June 16, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel C. Edelstein, Alberto Valdes-Garcia, Stephen M. Gates, Wayne H. Woods, Jr.
-
Patent number: 9018089Abstract: A method of annealing a semiconductor and a semiconductor. The method of annealing including heating the semiconductor to a first temperature for a first period of time sufficient to remove physically-adsorbed water from the semiconductor and heating the semiconductor to a second temperature, the second temperature being greater than the first temperature, for a period of time sufficient to remove chemically-adsorbed water from the semiconductor. A semiconductor device including a plurality of metal conductors, and a dielectric including regions separating the plurality of metal conductors, the regions including an upper interface and a lower bulk region, the upper interface having a density greater than a density of the lower bulk region.Type: GrantFiled: August 30, 2011Date of Patent: April 28, 2015Assignee: International Business Machines CorporationInventors: Eric G. Liniger, Griselda Bonilla, Pak Leung, Stephen A. Cohen, Stephen M. Gates, Thomas M. Shaw
-
Patent number: 8952486Abstract: An improved electrical-fuse (e-fuse) device including a dielectric layer having a first top surface, two conductive features embedded in the dielectric layer and a fuse element. Each conductive feature has a second top surface and a metal cap directly on the second top surface. Each metal cap has a third top surface that is above the first top surface of the dielectric layer. The fuse element is on the third top surface of each metal cap and on the first top surface of the dielectric layer. A method of forming the e-fuse device is also provided.Type: GrantFiled: April 13, 2011Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Stephen M. Gates, Baozhen Li, Dan Edelstein
-
Patent number: 8952488Abstract: An anti-fuse structure is provided in which an anti-fuse material liner is embedded within one of the openings provided within an interconnect dielectric material. The anti-fuse material liner is located between a first conductive metal and a second conductive metal which are also present within the opening. A diffusion barrier liner separates the first conductive metal from any portion of the interconnect dielectric material. The anti-fuse structure is laterally adjacent an interconnect structure that is formed within the same interconnect dielectric material as the anti-fuse structure.Type: GrantFiled: October 23, 2013Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Stephen M. Gates
-
Patent number: 8860095Abstract: An electronic circuit, includes a plurality of electronic devices configured as interconnected to provide one or more circuit functions and at least one interconnect structure that includes a first patterned conductor connected to a terminal of a first electronic device in the electronic circuit. A second patterned conductor is connected to a terminal of a second electronic device in the electronic circuit. A first electrode is connected to a portion of the first patterned conductor, and a second electrode is connected to a portion of the second patterned conductor. A metal oxide region is formed between the first electrode and the second electrode. The metal oxide region provides a reprogrammable switch function between the first patterned conductor and the second patterned conductor by providing a conductivity that is selectively controlled by a direction and an amount of current that passes through the metal oxide region during a switch setting operation for the metal oxide region.Type: GrantFiled: February 13, 2013Date of Patent: October 14, 2014Assignee: International Business Machines CorporationInventors: Stephen M. Gates, Daniel C. Edelstein, Kailash Gopalakrishnan, Ramachandran Muralidhar
-
Publication number: 20140225165Abstract: An electronic circuit, includes a plurality of electronic devices configured as interconnected to provide one or more circuit functions and at least one interconnect structure that includes a first patterned conductor connected to a terminal of a first electronic device in the electronic circuit. A second patterned conductor is connected to a terminal of a second electronic device in the electronic circuit. A first electrode is connected to a portion of the first patterned conductor, and a second electrode is connected to a portion of the second patterned conductor. A metal oxide region is formed between the first electrode and the second electrode. The metal oxide region provides a reprogrammable switch function between the first patterned conductor and the second patterned conductor by providing a conductivity that is selectively controlled by a direction and an amount of current that passes through the metal oxide region during a switch setting operation for the metal oxide region.Type: ApplicationFiled: February 13, 2013Publication date: August 14, 2014Applicant: International Business Machines CorporationInventors: Stephen M. Gates, Daniel C. Edelstein, Kailash Gopalakrishnan, Ramachandran Muralidhar
-
Patent number: 8759976Abstract: A secure electronic structure including a plurality of sub-lithographic conductor features having non-repeating random shapes as a physical unclonable function (PUF) and an integrated circuit including the same are provided. Some of the conductor features of the plurality of conductor features form ohmic electrical contact to a fraction of regularly spaced array of conductors that are located above or beneath the plurality of conductor features having the non-repeating shapes, while other conductor features of the plurality of conductor features do not form ohmic electrical contact with any of the regularly spaced array of conductors. Thus, a unique signature of electrical continuity is provided which can be used as a PUF within an integrated circuit.Type: GrantFiled: August 9, 2012Date of Patent: June 24, 2014Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Gregory M. Fritz, Stephen M. Gates, Dirk Pfeiffer