Patents by Inventor Sujeet Ayyapureddi
Sujeet Ayyapureddi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9570201Abstract: Apparatus and methods for hybrid post package repair are disclosed. One such apparatus may include a package including memory cells and volatile memory. The volatile memory may be configured to store defective address data corresponding to a first portion of the memory cells that are deemed defective post-packaging. The apparatus may also include a decoder configured to select a second portion of the memory cells instead of the first portion of the memory cells when received current address data corresponding to an address to be accessed matches the defective address data stored in the volatile memory. The apparatus may also include non-volatile memory in the package. The apparatus may also include a mapping logic circuit in the package. The mapping logic circuit may be configured to program the replacement address data to the non-volatile memory subsequent to the defective address data being stored to the volatile memory.Type: GrantFiled: May 16, 2016Date of Patent: February 14, 2017Assignee: Micron Technology, Inc.Inventors: Donald M. Morgan, Sujeet Ayyapureddi
-
Patent number: 9508409Abstract: Apparatuses and methods for implementing masked write commands are disclosed herein. An example apparatus may include a memory bank, a local buffer circuit, and an address control circuit. The local buffer circuit may be associated with the memory bank. The address control circuit may be coupled to the memory bank and configured to receive a command and an address associated with the command. The address control circuit may include a global buffer circuit configured to store the address. The address control circuit may further be configured to delay the command using one of a plurality of command paths based, at least in part, on a write latency and to provide the address stored in the global buffer circuit to the local buffer circuit to be stored therein.Type: GrantFiled: April 16, 2014Date of Patent: November 29, 2016Assignee: Micron Technology, Inc.Inventors: Mark K. Hadrick, Jeffrey P. Wright, Victor Wong, Simon J. Lovett, Donald M. Morgan, William F. Jones, Sujeet Ayyapureddi, Dean D. Gans, Jongtae Kwak
-
Publication number: 20160307647Abstract: Apparatus and methods for hybrid post package repair are disclosed. One such apparatus may include a package including memory cells and volatile memory. The volatile memory may be configured to store defective address data corresponding to a first portion of the memory cells that are deemed defective post-packaging. The apparatus may also include a decoder configured to select a second portion of the memory cells instead of the first portion of the memory cells when received current address data corresponding to an address to be accessed matches the defective address data stored in the volatile memory. The apparatus may also include non-volatile memory in the package. The apparatus may also include a mapping logic circuit in the package. The mapping logic circuit may be configured to program the replacement address data to the non-volatile memory subsequent to the defective address data being stored to the volatile memory.Type: ApplicationFiled: May 16, 2016Publication date: October 20, 2016Applicant: Micron Technology, Inc.Inventors: DONALD M. MORGAN, Sujeet Ayyapureddi
-
Patent number: 9405721Abstract: Apparatuses and methods for performing a data bus inversion operation (DBI) are described. An example apparatus includes a DBI circuit configured to, in parallel, determine preliminary DBI bits based on a block of data. Individual preliminary DBI bits are associated with respective sub-blocks of the block of data. The DBI circuit is further configured to serially determine DBI bits based on the preliminary DBI bits. Individual ones of the DBI bits are associated with respective ones of the sub-blocks. The DBI circuit is further configured to invert bits of individual sub-blocks responsive to the respective associated DBI bits having a particular logical value to provide DBI data. The apparatus further includes data outputs configured to serially output sub-blocks of the DBI data and the DBI bits.Type: GrantFiled: June 6, 2014Date of Patent: August 2, 2016Assignee: Micron Technology, Inc.Inventors: Sujeet Ayyapureddi, Don Morgan, Myung Gyoo Won
-
Patent number: 9349491Abstract: Apparatus and methods for hybrid post package repair are disclosed. One such apparatus may include a package including memory cells and volatile memory. The volatile memory may be configured to store defective address data corresponding to a first portion of the memory cells that are deemed defective post-packaging. The apparatus may also include a decoder configured to select a second portion of the memory cells instead of the first portion of the memory cells when received current address data corresponding to an address to be accessed matches the defective address data stored in the volatile memory. The apparatus may also include non-volatile memory in the package. The apparatus may also include a mapping logic circuit in the package. The mapping logic circuit may be configured to program the replacement address data to the non-volatile memory subsequent to the defective address data being stored to the volatile memory.Type: GrantFiled: April 17, 2015Date of Patent: May 24, 2016Assignee: Micron Technology, Inc.Inventors: Donald M. Morgan, Sujeet Ayyapureddi
-
Patent number: 9213553Abstract: Driver systems and methods are provided, such as those that include identifying a process corner of a driver; and configuring the driver based on the identified process corner. Further embodiments provide a method that includes detecting a process corner of a driver, setting a reference voltage of a calibration circuit based on the process corner detected, and configuring the driver based on the reference voltage.Type: GrantFiled: October 4, 2013Date of Patent: December 15, 2015Assignee: Micron Technology, Inc.Inventors: Sujeet Ayyapureddi, Raghukiran Sreeramaneni, Suryanarayana B. Tatapudi
-
Publication number: 20150356047Abstract: Apparatuses and methods for performing a data bus inversion operation (DBI) are described. An example apparatus includes a DBI circuit configured to, in parallel, determine preliminary DBI bits based on a block of data. Individual preliminary DBI bits are associated with respective sub-blocks of the block of data. The DBI circuit is further configured to serially determine DBI bits based on the preliminary DBI bits. Individual ones of the DBI bits are associated with respective ones of the sub-blocks. The DBI circuit is further configured to invert bits of individual sub-blocks responsive to the respective associated DBI bits having a particular logical value to provide DBI data. The apparatus further includes data outputs configured to serially output sub-blocks of the DBI data and the DBI bits.Type: ApplicationFiled: June 6, 2014Publication date: December 10, 2015Inventors: Sujeet Ayyapureddi, Don Morgan, Myung Gyoo Won
-
Publication number: 20150302907Abstract: Apparatuses and methods for implementing masked write commands are disclosed herein. An example apparatus may include a memory bank, a local buffer circuit, and an address control circuit. The local buffer circuit may be associated with the memory bank. The address control circuit may be coupled to the memory bank and configured to receive a command and an address associated with the command. The address control circuit may include a global buffer circuit configured to store the address. The address control circuit may further be configured to delay the command using one of a plurality of command paths based, at least in part, on a write latency and to provide the address stored in the global buffer circuit to the local buffer circuit to be stored therein.Type: ApplicationFiled: April 16, 2014Publication date: October 22, 2015Applicant: Micron Technology, Inc.Inventors: Mark K. Hadrick, Jeffrey P. Wright, Victor Wong, Simon J. Lovett, Donald M. Morgan, William F. Jones, Sujeet Ayyapureddi, Dean D. Gans, Jongtae Kwak
-
Publication number: 20150023386Abstract: There is provided a system and method for automatically calibrating a temperature sensor. More specifically, there is provided a system including a temperature sensor that includes a first resistance configured to indicate a temperature of the temperature sensor and a second resistance, in series with the first resistor, wherein the second resistance is adjustable to calibrate the first resistance, and a calibration circuit, coupled to the temperature sensor and configured to automatically calibrate the first resistance.Type: ApplicationFiled: October 6, 2014Publication date: January 22, 2015Inventors: Manoj Sinha, Sujeet Ayyapureddi, Brandon Roth
-
Patent number: 8862421Abstract: There is provided a system and method for automatically calibrating a temperature sensor. More specifically, there is provided a system including a temperature sensor that includes a first resistance configured to indicate a temperature of the temperature sensor and a second resistance, in series with the first resistor, wherein the second resistance is adjustable to calibrate the first resistance, and a calibration circuit, coupled to the temperature sensor and configured to automatically calibrate the first resistance.Type: GrantFiled: October 4, 2010Date of Patent: October 14, 2014Assignee: Micron Technology, Inc.Inventors: Manoj Sinha, Sujeet Ayyapureddi, Brandon Roth
-
Publication number: 20140040922Abstract: Driver systems and methods are provided, such as those that include identifying a process corner of a driver; and configuring the driver based on the identified process corner. Further embodiments provide a method that includes detecting a process corner of a driver, setting a reference voltage of a calibration circuit based on the process corner detected, and configuring the driver based on the reference voltage.Type: ApplicationFiled: October 4, 2013Publication date: February 6, 2014Applicant: Micron Technology, Inc.Inventors: Sujeet Ayyapureddi, Raghukiran Sreeramaneni, Suryanarayana B. Tatapudi
-
Patent number: 8566846Abstract: Driver systems and methods are provided, such as those that include identifying a process corner of a driver; and configuring the driver based on the identified process corner. Further embodiments provide a method that includes detecting a process corner of a driver, setting a reference voltage of a calibration circuit based on the process corner detected, and configuring the driver based on the reference voltage.Type: GrantFiled: April 4, 2008Date of Patent: October 22, 2013Assignee: Micron Technology, Inc.Inventors: Sujeet Ayyapureddi, Raghukiran Sreeramaneni, Suryanarayana B. Tatapudi
-
Patent number: 8190849Abstract: A memory structure includes a plurality of address banks where each address bank is operative to store a memory address. In certain embodiments, at least two of the address banks share physical memory locations for at least one redundant most significant bit. Additionally, at least two of the address banks in certain embodiments share physical memory locations for at least one redundant most significant bit and at least one redundant least significant bit. At least two of the address banks in certain embodiments also share physical memory locations for at least one redundant interior bit.Type: GrantFiled: December 30, 2010Date of Patent: May 29, 2012Assignee: Micron Technology, Inc.Inventor: Sujeet Ayyapureddi
-
Publication number: 20110167193Abstract: A memory structure includes a plurality of address banks where each address bank is operative to store a memory address. In certain embodiments, at least two of the address banks share physical memory locations for at least one redundant most significant bit. Additionally, at least two of the address banks in certain embodiments share physical memory locations for at least one redundant most significant bit and at least one redundant least significant bit. At least two of the address banks in certain embodiments also share physical memory locations for at least one redundant interior bit.Type: ApplicationFiled: December 30, 2010Publication date: July 7, 2011Applicant: MICRON TECHNOLOGY, INC.Inventor: Sujeet Ayyapureddi
-
Publication number: 20110019713Abstract: There is provided a system and method for automatically calibrating a temperature sensor. More specifically, there is provided a system including a temperature sensor that includes a first resistance configured to indicate a temperature of the temperature sensor and a second resistance, in series with the first resistor, wherein the second resistance is adjustable to calibrate the first resistance, and a calibration circuit, coupled to the temperature sensor and configured to automatically calibrate the first resistance.Type: ApplicationFiled: October 4, 2010Publication date: January 27, 2011Applicant: Micron Technology, Inc.Inventors: Manoj Sinha, Sujeet Ayyapureddi, Brandon Roth
-
Patent number: 7864577Abstract: A memory structure includes a plurality of address banks where each address bank is operative to store a memory address. In certain embodiments, at least two of the address banks share physical memory locations for at least one redundant most significant bit. Additionally, at least two of the address banks in certain embodiments share physical memory locations for at least one redundant most significant bit and at least one redundant least significant bit. At least two of the address banks in certain embodiments also share physical memory locations for at least one redundant interior bit.Type: GrantFiled: March 16, 2007Date of Patent: January 4, 2011Assignee: Micron Technology, Inc.Inventor: Sujeet Ayyapureddi
-
Patent number: 7809519Abstract: There is provided a system and method for automatically calibrating a temperature sensor. More specifically, there is provided a system made up of a temperature sensor which includes a first resistance configured to indicate a temperature of the temperature sensor and a second resistance, in series with the first resistor, wherein the second resistance is adjustable to calibrate the first resistance, and a calibration circuit, coupled to the temperature sensor and configured to automatically calibrate the first resistance.Type: GrantFiled: July 18, 2005Date of Patent: October 5, 2010Assignee: Micron Technology, Inc.Inventors: Manoj Sinha, Sujeet Ayyapureddi, Brandon Roth
-
Patent number: 7804324Abstract: Apparatus including a reference circuit configured to provide a particular impedance and having a first plurality of switching devices and a resistive device coupled to each other in parallel; a second plurality of switching devices coupled to each other in parallel and coupled in series with the reference circuit between a supply node and a supply return node; and processing logic coupled to the second plurality of switching devices and configured to selectively enable and disable a combination of switching devices of the second plurality of switching devices that results in an impedance of the enabled switching devices more closely matching the particular impedance of the reference circuit than at least one other combination of enabled and disabled switching devices of the second plurality of switching devices.Type: GrantFiled: August 11, 2009Date of Patent: September 28, 2010Assignee: Micron Technology, Inc.Inventors: Sujeet Ayyapureddi, Raghukiran Sreeramaneni
-
Publication number: 20090295426Abstract: Apparatus including a reference circuit configured to provide a particular impedance and having a first plurality of switching devices and a resistive device coupled to each other in parallel; a second plurality of switching devices coupled to each other in parallel and coupled in series with the reference circuit between a supply node and a supply return node; and processing logic coupled to the second plurality of switching devices and configured to selectively enable and disable a combination of switching devices of the second plurality of switching devices that results in an impedance of the enabled switching devices more closely matching the particular impedance of the reference circuit than at least one other combination of enabled and disabled switching devices of the second plurality of switching devices.Type: ApplicationFiled: August 11, 2009Publication date: December 3, 2009Inventors: Sujeet Ayyapureddi, Raghukiran Sreeramaneni
-
Publication number: 20090254925Abstract: Driver systems and methods are provided, such as those that include identifying a process corner of a driver; and configuring the driver based on the identified process corner. Further embodiments provide a method that includes detecting a process corner of a driver, setting a reference voltage of a calibration circuit based on the process corner detected, and configuring the driver based on the reference voltage.Type: ApplicationFiled: April 4, 2008Publication date: October 8, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Sujeet Ayyapureddi, Raghukiran Sreeramaneni, Suryanarayana B. Tatapudi