Patents by Inventor Susumu Yamazaki
Susumu Yamazaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160224419Abstract: According to one embodiment, there is provided a device including a non-volatile memory and a controller. The non-volatile memory includes a memory cell array and an internal buffer. The controller is configured to, after failure of an error correcting process of first data read from the memory cell array, store second data generated from the first data in the internal buffer and read the stored second data from the internal buffer to perform the error correcting process.Type: ApplicationFiled: July 2, 2015Publication date: August 4, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Yoriharu TAKAI, Kenji YOSHIDA, Susumu YAMAZAKI, Norifumi TSUBOI, Jun ICHISHIMA
-
Patent number: 9338384Abstract: A solid-state imaging apparatus includes a pixel unit which has a plurality of pixels disposed in a two-dimensional matrix shape, wherein each of the pixels that a photoelectrical conversion element which generates a photoelectrical conversion signal corresponding to an amount of incident light disposed on a first substrate, and which outputs a photoelectrical conversion signal generated by each of the pixels to each row as a pixel signal, and an analog-to-digital converter which is disposed on every one or more columns of the pixel unit and generates a digital signal by digitizing a phase state of a multi-phase clock including clock signals of a plurality of phases different from each other at predetermined fixed intervals according to the pixel signal. Each of first and second circuit configuration units whose circuit scales are determined according to the multi-phase clock is disposed on a different substrate of a first or second substrate.Type: GrantFiled: December 6, 2013Date of Patent: May 10, 2016Assignee: OLYMPUS CORPORATIONInventors: Yosuke Kusano, Susumu Yamazaki
-
Publication number: 20160088244Abstract: A switching circuit comprising: a semiconductor layer including a source region, a drain region, and a channel region; a gate electrode disposed to be opposite to the channel region; a source wiring formed of a first material having higher conductivity than the semiconductor layer; a drain wiring formed of a second material having higher conductivity than the semiconductor layer; and a decoupling wiring formed of a third material having higher conductivity than the semiconductor layer, wherein the source region and the drain region are in a conductive state in a first period according to a voltage of the gate electrode, and the source region and the drain region are in a non-conductive state in a second period different from the first period, and wherein a voltage of the decoupling wiring is constant in at least a partial period of the second period.Type: ApplicationFiled: December 7, 2015Publication date: March 24, 2016Applicant: OLYMPUS CORPORATIONInventors: Susumu Yamazaki, Yoshio Hagihara
-
Patent number: 9236888Abstract: According to an embodiment, a storage device includes: a semiconductor memory that includes a multilevel memory cell, stores a first code word and a second code word, and in which a plurality of memory cells connected to one word line can store a plurality of pages; and a controller. The controller performs error correction processing of the first code word read out from one page among the plurality of pages of the semiconductor memory, and the second code word written in a page other than the page corresponding to the first code word among the plurality of pages, re-reads the first code word when the first code word is uncorrectable and the second code word was able to be corrected by the error correction processing, and determines a bit value of the first code word using a re-read result and the second code word after error correction.Type: GrantFiled: June 17, 2014Date of Patent: January 12, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Susumu Yamazaki, Kenji Yoshida
-
Publication number: 20150381866Abstract: An imaging element includes: a plurality of pixels configured to receive light from outside and generate and output an imaging signal depending on an amount of the light received; a first transfer line connected to the pixel; a second transfer line; a column selection switch configured to select one pixel column and output the imaging signal to the second transfer line; a column source follower including a gate to which the imaging signal transferred by the first transfer line is input, a drain end being connected to a power supply voltage, and a source end being connected to the column selection switch; a constant current source configured to drive the column source follower and read out the imaging signal to the second transfer line; and a current generating unit configured to flow a predetermined current to the source end side of the column source follower.Type: ApplicationFiled: September 8, 2015Publication date: December 31, 2015Applicant: OLYMPUS CORPORATIONInventors: Makoto ONO, Nana AKAHANE, Masashi SAITO, Yoshio HAGIHARA, Susumu YAMAZAKI
-
Patent number: 9210349Abstract: In an A/D conversion circuit and a solid-state imaging device, a latch circuit is in a disable state until a first timing at which an output signal of a comparison unit has been inverted, and is in an enable state until a second timing at which a delay time of the inversion delay circuit has passed from the first timing. The latch circuit is in the enable state until the second timing according to comparison start in the comparison unit. The latch circuit latches an output signal of a delay unit at the second timing. A determination unit determines whether the latch circuit accurately latches the output signal of the delay unit, and outputs a signal indicating a determination result to a delay controller. The delay controller controls the delay time of the inversion delay circuit based on the determination result.Type: GrantFiled: November 19, 2013Date of Patent: December 8, 2015Assignee: OLYMPUS CORPORATIONInventor: Susumu Yamazaki
-
Publication number: 20150326800Abstract: A solid-state imaging apparatus includes a plurality of photoelectric conversion sections configured to generate a signal charge according to an amount of an incident light and disposed in a matrix, a first accumulation section configured to accumulate the signal charge, a first transfer section configured to transfer the signal charge from the photoelectric conversion sections to the first accumulation section, a second accumulation section configured to accumulate the signal charge accumulated in the first accumulation section, a second transfer section configured to transfer the signal charge accumulated in the first accumulation section to the second accumulation section, a reset section configured to reset the signal charge accumulated in the second accumulation section, an output section configured to output a signal according to the signal charge accumulated in the second accumulation section, and first and second control sections configured to control each section for every row or column.Type: ApplicationFiled: April 29, 2015Publication date: November 12, 2015Inventors: Susumu Yamazaki, Yoshio Hagihara
-
Patent number: 9143152Abstract: An AD conversion circuit includes: a comparison unit that receives an analog signal and a reference signal, compares voltages of the signals, and outputs a first comparison signal; a signal generation unit that outputs a second comparison signal for switching a logic state, and outputs a third comparison signal that is a result of a logic operation on the first comparison signal and the second comparison signal; a control unit that outputs an enable signal; a clock generation unit that outputs first to nth clock signals having different phases; a latch unit that includes first to nth latch units, each of the first to nth latch units including an input terminal, a first control terminal, a second control terminal, and an output terminal, and latches a logic state of the one of the first to nth clock signals; and a count unit that performs a count operation.Type: GrantFiled: August 26, 2013Date of Patent: September 22, 2015Assignee: OLYMPUS CORPORATIONInventor: Susumu Yamazaki
-
Publication number: 20150256203Abstract: According to an embodiment, a storage device includes: a semiconductor memory that includes a multilevel memory cell, stores a first code word and a second code word, and in which a plurality of memory cells connected to one word line can store a plurality of pages; and a controller. The controller performs error correction processing of the first code word read out from one page among the plurality of pages of the semiconductor memory, and the second code word written in a page other than the page corresponding to the first code word among the plurality of pages, re-reads the first code word when the first code word is uncorrectable and the second code word was able to be corrected by the error correction processing, and determines a bit value of the first code word using a re-read result and the second code word after error correction.Type: ApplicationFiled: June 17, 2014Publication date: September 10, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Susumu YAMAZAKI, Kenji Yoshida
-
Patent number: 9105536Abstract: A solid-state imaging device is capable of suppressing as much as possible an increase in power consumption of a low-frequency noise removing process. A pixel unit includes pixels outputting pixel signals corresponding to an amount of incident light and correction pixels outputting correction pixel signals corresponding to a correction reference voltage. An AD conversion circuit includes a delay circuit, to which a plurality of delay elements are connected, and outputs a digital signal corresponding to the number of delay elements through which a pulse signal passes when the pulse signal passes through the number of delay elements corresponding to a level of the pixel signal or the correction pixel signal.Type: GrantFiled: October 19, 2012Date of Patent: August 11, 2015Assignees: OLYMPUS CORPORATION, DENSO CORPORATIONInventors: Susumu Yamazaki, Takamoto Watanabe
-
Patent number: 9035227Abstract: In this solid-state imaging device, an output signal of any one of a plurality of delay units that output signals of logic states in accordance with a level of a pixel signal is input to an input terminal of a latch circuit that latches a logic state of the output signal. A NAND circuit and an INV circuit stop until a control signal output timing at which a control signal in accordance with the level of the pixel signal is output, and operate after the control signal output timing. A switch circuit outputs the output signal of the one of the plurality of delay units through a signal line from an output terminal until the control signal output timing, and switches a connection at a latch timing after a predetermined time elapses from the control signal output timing such that the NAND circuit and the INV circuit latch the logic state of the output signal of the one of the plurality of delay units.Type: GrantFiled: October 29, 2012Date of Patent: May 19, 2015Assignee: OLYMPUS CORPORATIONInventors: Takanori Tanaka, Susumu Yamazaki
-
Publication number: 20150019933Abstract: A memory controller includes a control unit configured to determine a storage location on a nonvolatile memory every unit data having a constant data length to be written into the nonvolatile memory, a plurality of parity storage units, an access control unit configured to select one parity storage unit on the basis of the storage location, and an XOR operation unit that performs an XOR operation every bit location by using the input unit data and data stored in the selected parity storage unit and stores an operation result of the XOR operation into the selected parity storage unit. Unit data is written into the nonvolatile memory. If the number of unit data which are input has reached a predetermined number, the operation result of the XOR operation stored in the parity storage unit is written into the nonvolatile memory.Type: ApplicationFiled: September 11, 2013Publication date: January 15, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Susumu YAMAZAKI, Kenji Yoshida, Yuuichi Abe
-
Publication number: 20140201427Abstract: According to one embodiment, a storage control apparatus includes a first buffer controller and a second buffer controller. The first buffer controller is configured to store data of a first unit in each of data buffer regions, and the data of the first unit is transmitted from a host and written in a nonvolatile memory, or read from the nonvolatile memory and transmitted to the host. The second buffer controller is configured to independently transmit data of a second unit from the data buffer region corresponding to a bank prepared for transmission when data is written in the nonvolatile memory, and to independently transmit data of the second unit from a bank to be read to the data buffer region corresponding to the bank to be read when data is transmitted to the host.Type: ApplicationFiled: July 12, 2013Publication date: July 17, 2014Inventors: Kazuya Takada, Kenji Yoshida, Hideo Shimokawa, Susumu Yamazaki
-
Publication number: 20140191112Abstract: A solid-state imaging apparatus includes a pixel unit which has a plurality of pixels disposed in a two-dimensional matrix shape, wherein each of the pixels that a photoelectrical conversion element which generates a photoelectrical conversion signal corresponding to an amount of incident light disposed on a first substrate, and which outputs a photoelectrical conversion signal generated by each of the pixels to each row as a pixel signal, and an analog-to-digital converter which is disposed on every one or more columns of the pixel unit and generates a digital signal by digitizing a phase state of a multi-phase clock including clock signals of a plurality of phases different from each other at predetermined fixed intervals according to the pixel signal. Each of first and second circuit configuration units whose circuit scales are determined according to the multi-phase clock is disposed on a different substrate of a first or second substrate.Type: ApplicationFiled: December 6, 2013Publication date: July 10, 2014Applicant: OLYMPUS CORPORATIONInventors: Yosuke Kusano, Susumu Yamazaki
-
Publication number: 20140183335Abstract: In an A/D conversion circuit and a solid-state imaging device, a latch circuit is in a disable state until a first timing at which an output signal of a comparison unit has been inverted, and is in an enable state until a second timing at which a delay time of the inversion delay circuit has passed from the first timing. The latch circuit is in the enable state until the second timing according to comparison start in the comparison unit. The latch circuit latches an output signal of a delay unit at the second timing. A determination unit determines whether the latch circuit accurately latches the output signal of the delay unit, and outputs a signal indicating a determination result to a delay controller. The delay controller controls the delay time of the inversion delay circuit based on the determination result.Type: ApplicationFiled: November 19, 2013Publication date: July 3, 2014Applicant: OLYMPUS CORPORATIONInventor: Susumu Yamazaki
-
Patent number: 8753157Abstract: A water jet propulsion boat includes a main chamber rib dividing the inside of an oil pan into a main chamber where an oil suction port of an oil suction tube is arranged, and an auxiliary chamber outside of the main chamber. The main chamber rib covers the oil suction port at least from the front side and from the left and right sides of the oil suction port. The main chamber rib projects upward from the floor of the oil pan. An opening through which oil passes is provided in the main chamber rib only rearward of a rear edge of the oil suction port. The main chamber and the auxiliary chamber communicate with each other through the opening.Type: GrantFiled: October 5, 2011Date of Patent: June 17, 2014Assignee: Yamaha Hatsudoki Kabushiki KaishaInventors: Susumu Yamazaki, Junya Miwa
-
Patent number: 8729946Abstract: A clock generation circuit includes first and second logic circuits and a switch circuit. The first logic circuit has a first circuit threshold value lower than a circuit threshold value of a front-stage circuit, receives an input clock output from the front-stage circuit, and outputs a first output signal in accordance with a logic state of the input clock and the first circuit threshold value. The second logic circuit has a second circuit threshold value higher than the circuit threshold value of the front-stage circuit, receives the input clock output from the front-stage circuit, and outputs a second output signal in accordance with the logic state of the input clock and the second circuit threshold value. The switch circuit receives the first and second output signals and outputs, as an output clock, one of first and second voltages corresponding to different logic states.Type: GrantFiled: April 11, 2012Date of Patent: May 20, 2014Assignee: Olympus CorporationInventors: Yoshio Hagihara, Susumu Yamazaki
-
Publication number: 20140061437Abstract: An AD conversion circuit includes: a comparison unit that receives an analog signal and a reference signal, compares voltages of the signals, and outputs a first comparison signal; a signal generation unit that outputs a second comparison signal for switching a logic state, and outputs a third comparison signal that is a result of a logic operation on the first comparison signal and the second comparison signal; a control unit that outputs an enable signal; a clock generation unit that outputs first to nth clock signals having different phases; a latch unit that includes first to nth latch units, each of the first to nth latch units including an input terminal, a first control terminal, a second control terminal, and an output terminal, and latches a logic state of the one of the first to nth clock signals; and a count unit that performs a count operation.Type: ApplicationFiled: August 26, 2013Publication date: March 6, 2014Applicant: OLYMPUS CORPORATIONInventor: Susumu Yamazaki
-
Publication number: 20140029369Abstract: According to one embodiment, a storage device includes a buffer memory, a write controller, a nonvolatile memory, and bank writing modules. Data buffer areas are set in the buffer memory. The write controller sequentially writes data transmitted from a host to the data buffer areas. Banks are set in the nonvolatile memory. The write controller writes data transmitted from the host to a data buffer area in the data buffer areas from which first data written to the data buffer area is read when one of the bank writing modules reads the first data. Each bank writing module reads second data from one of the data buffer areas independently of data write processing statuses of another bank writing module, and writes the second data to a corresponding bank.Type: ApplicationFiled: February 26, 2013Publication date: January 30, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Susumu YAMAZAKI, Kenji YOSHIDA
-
Patent number: 8554065Abstract: A shake detector includes: a shake detection unit that detects an amount of shake, and outputs a shake detection signal and a reference signal; a signal processing unit that amplifies and smoothes the shake detection signal and the reference signal, and outputs the shake detection signal as a signal used in subsequent processing; an adjustment unit that outputs an adjustment signal for adjusting an output signal from the signal processing unit; and a control operation unit that, in a first period for which there is no shake in the imaging apparatus, stores a control value for controlling the adjustment unit on the basis of the reference signal, and that, in a second period different from the first period, generates a control signal for controlling the adjustment unit on the basis of the reference signal and the stored control value and outputs the control signal.Type: GrantFiled: December 4, 2008Date of Patent: October 8, 2013Assignee: Olympus CorporationInventors: Yasunari Harada, Susumu Yamazaki