Patents by Inventor Suzanne Mary Vining
Suzanne Mary Vining has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240103595Abstract: High-speed data communication devices, e.g., repeaters, interfacing between a host and a peripheral operate such that high-speed components except for a host-side squelch detector are set or maintained in a deactivated state during an idle period of a micro frame. In an example, a start of a micro frame is detected on a data bus during a first time period. In a second time period after the first time period, the high-speed communication device determines whether at least one data packet is contained in the micro frame. When it is determined during the second time period that no data packet is contained in the micro frame, active components, except a squelch detector, are controlled to be inactive during a third time period after the second time period.Type: ApplicationFiled: December 11, 2023Publication date: March 28, 2024Inventors: Mustafa Ulvi Erdogan, Suzanne Mary Vining, Bharath Kumar Singareddy, Douglas Edward Wente
-
Patent number: 11936229Abstract: A method includes determining a charging port mode by receiving a data contact detect (DCD) Complete signal, reducing a voltage on a first data pin of a Universal Serial Bus (USB) connector of a portable device, and determining that a condition is true when a voltage on a second data pin of the USB connector is equal to or greater than 0.8 to 2.0 Volts (V), and is false otherwise. When the condition is true, a first signal is sent on a control circuit output indicating indicate that the PD is connected to a dedicated charging port (DCP) of Divider 0 mode. When the condition is false, a second signal is sent on the control circuit output indicating that the PD is connected to a DCP of 1.2V short mode.Type: GrantFiled: September 24, 2021Date of Patent: March 19, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Suzanne Mary Vining
-
Patent number: 11874718Abstract: High-speed data communication devices, e.g., repeaters, interfacing between a host and a peripheral operate such that high-speed components except for a host-side squelch detector are set or maintained in a deactivated state during an idle period of a micro frame. In an example, a start of a micro frame is detected on a data bus during a first time period. In a second time period after the first time period, the high-speed communication device determines whether at least one data packet is contained in the micro frame. When it is determined during the second time period that no data packet is contained in the micro frame, active components, except a squelch detector, are controlled to be inactive during a third time period after the second time period.Type: GrantFiled: May 25, 2021Date of Patent: January 16, 2024Assignee: Texas Instruments IncorporatedInventors: Mustafa Ulvi Erdogan, Suzanne Mary Vining, Bharath Kumar Singareddy, Douglas Edward Wente
-
Publication number: 20230412211Abstract: At least some aspects of the present disclosure provide for a method. In some examples, the method includes receiving 2-line data in an embedded Universal Serial Bus (eUSB) format. The method further includes encoding the 2-line data into a single signal. The single signal comprises a first symbol corresponding to a first state change of the 2-line data and a second symbol corresponding to a second state change of the 2-line data.Type: ApplicationFiled: September 6, 2023Publication date: December 21, 2023Inventors: Suzanne Mary VINING, Gary CHARD, Win Naing MAUNG, Mark Alan McADAMS
-
Patent number: 11843484Abstract: A system for selecting an equalizer setting of an equalizer to equalize signals received via a communications link. Starting with a first (e.g., minimum) equalizer setting and a threshold voltage near the mid-eye voltage of the equalized output signal, the system estimates the amplitude of the inner eye of the equalized output signal by comparing the equalized output signal to a series of threshold voltages. If the amplitude of the equalized output signal is less than ideal, the system dynamically increases the equalizer setting. The system quickly converges on the equalizer setting for the communication link because, rather than comparing the output signal at every voltage offset using every equalizer setting, the system only evaluates the equalizer settings necessary to select the equalizer setting for the communications link and uses only the voltage offsets necessary to evaluate each equalizer setting.Type: GrantFiled: October 14, 2022Date of Patent: December 12, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Suzanne Mary Vining, Amit S. Rane, Charles Michael Campbell
-
Publication number: 20230376441Abstract: This disclosure generally relates to USB TYPE-C, and, in particular, DISPLAYPORT Alternate Mode communication in a USB TYPE-C environment. In one embodiment, a device determines a DISPLAYPORT mode and determines an orientation of a USB TYPE-C connector plug. A multiplexer multiplexes a DISPLAYPORT transmission based in part on the determined orientation of the USB TYPE-C connector plug.Type: ApplicationFiled: August 7, 2023Publication date: November 23, 2023Inventors: Mark Edward Wentroble, Suzanne Mary Vining, Hassan Omar Ali
-
Patent number: 11791863Abstract: At least some aspects of the present disclosure provide for a method. In some examples, the method includes receiving 2-line data in an embedded Universal Serial Bus (eUSB) format. The method further includes encoding the 2-line data into a single signal. The single signal comprises a first symbol corresponding to a first state change of the 2-line data and a second symbol corresponding to a second state change of the 2-line data.Type: GrantFiled: August 27, 2021Date of Patent: October 17, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Suzanne Mary Vining, Gary Chard, Win Naing Maung, Mark Alan McAdams
-
Patent number: 11762801Abstract: This disclosure generally relates to USB TYPE-C, and, in particular, DISPLAYPORT Alternate Mode communication in a USB TYPE-C environment. In one embodiment, a device determines a DISPLAYPORT mode and determines an orientation of a USB TYPE-C connector plug. A multiplexer multiplexes a DISPLAYPORT transmission based in part on the determined orientation of the USB TYPE-C connector plug.Type: GrantFiled: November 19, 2021Date of Patent: September 19, 2023Assignee: Texas Instruments IncorporatedInventors: Mark Edward Wentroble, Suzanne Mary Vining, Hassan Omar Ali
-
Publication number: 20230061303Abstract: A system for selecting an equalizer setting of an equalizer to equalize signals received via a communications link. Starting with a first (e.g., minimum) equalizer setting and a threshold voltage near the mid-eye voltage of the equalized output signal, the system estimates the amplitude of the inner eye of the equalized output signal by comparing the equalized output signal to a series of threshold voltages. If the amplitude of the equalized output signal is less than ideal, the system dynamically increases the equalizer setting. The system quickly converges on the equalizer setting for the communication link because, rather than comparing the output signal at every voltage offset using every equalizer setting, the system only evaluates the equalizer settings necessary to select the equalizer setting for the communications link and uses only the voltage offsets necessary to evaluate each equalizer setting.Type: ApplicationFiled: October 14, 2022Publication date: March 2, 2023Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Suzanne Mary VINING, Amit S. RANE, Charles Michael CAMPBELL
-
Patent number: 11580053Abstract: A serial bus signal conditioner circuit includes receiver circuitry, a mode identification circuit, and an edge-rate booster circuit. The receiver circuitry is configured to receive signals transmitted on a serial bus. The mode identification circuit is coupled to the receiver circuitry, and is configured to identify initiation of or return to high-speed signaling on the serial bus based on sequences of the signals transmitted on the serial bus. The edge-rate booster circuit is coupled to the mode identification circuit, and is configured to identify edges of a differential signal transmitted on the serial bus, and to supply a differential current to the serial bus based on identification of an edge of the differential signal.Type: GrantFiled: June 15, 2021Date of Patent: February 14, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Win Naing Maung, Suzanne Mary Vining, Yonghui Tang, Douglas Edward Wente, Huanzhang Huang
-
Patent number: 11543875Abstract: In an example, a data communication device includes one or more receivers, and one or more transmitters. The data communication device detects a start of frame packet (?SOF) on a data bus, wherein the ?SOF indicates the start of a microframe; determines whether there are any data packets contained in the microframe during a first threshold period after the ?SOF; and detects that there is no data packet contained in the microframe during the first threshold period after the ?SOF, and in response, transitions at least one of the one or more transmitters from an active state to an OFF state, and transitions the at least one of the one or more transmitters from the OFF state to the active state prior to a switchback period before the end of the microframe.Type: GrantFiled: January 18, 2022Date of Patent: January 3, 2023Assignee: Texas Instruments IncorporatedInventors: Suzanne Mary Vining, Douglas Edward Wente, Win Naing Maung, Julie Marie Nirchi
-
Patent number: 11533205Abstract: A system for selecting an equalizer setting of an equalizer to equalize signals received via a communications link. Starting with a first (e.g., minimum) equalizer setting and a threshold voltage near the mid-eye voltage of the equalized output signal, the system estimates the amplitude of the inner eye of the equalized output signal by comparing the equalized output signal to a series of threshold voltages. If the amplitude of the equalized output signal is less than ideal, the system dynamically increases the equalizer setting. The system quickly converges on the equalizer setting for the communication link because, rather than comparing the output signal at every voltage offset using every equalizer setting, the system only evaluates the equalizer settings necessary to select the equalizer setting for the communications link and uses only the voltage offsets necessary to evaluate each equalizer setting.Type: GrantFiled: August 13, 2021Date of Patent: December 20, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Suzanne Mary Vining, Amit S. Rane, Charles Michael Campbell
-
Publication number: 20220391217Abstract: A serial bus repeater includes first and second ports adapted to be coupled to respective devices. A first termination resistor network couples to the first port. A second termination resistor network couples to the second port. A squelch detect circuit couples to the first bus port and is configured to detect activity on the first bus and to generate a squelch signal responsive to detection of activity on the first port. A first state machine is configured to: determine an elapsed time during which the squelch signal indicates activity on the first port; determine that the elapsed time exceeds a first threshold; and, responsive to the determination that the elapsed time exceeds the first threshold, assert configuration signals to reconfigure the first and second termination resistor networks.Type: ApplicationFiled: November 8, 2021Publication date: December 8, 2022Inventors: Mark Edward WENTROBLE, Anant Shankar KAMATH, Rakesh HARIHARAN, Prajwala P, Suzanne Mary VINING
-
Patent number: 11436173Abstract: Aspects of the disclosure provide for a method. In at least some examples, the method includes receiving, at a circuit, data via a differential input signal. The method further includes detecting a falling edge in the data received via the differential input signal. The method further includes holding an output of the circuit at a final logical value of the data. The method further includes disabling a transmitter of the circuit while holding the output of the circuit at the final logical value of the data. The method further includes releasing the output of the circuit from the final logical value of the data.Type: GrantFiled: April 19, 2021Date of Patent: September 6, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Win Naing Maung, Bhupendra Sharma, Huanzhang Huang, Douglas Edward Wente, Suzanne Mary Vining, Mustafa Ulvi Erdogan
-
Publication number: 20220224335Abstract: A circuit includes signal conditioner circuitry, level shifter circuitry, and state detector and controller circuitry coupled between the signal conditioner circuitry and the level shifter circuitry. The state detector and controller circuitry includes receiver circuitry and a finite state machine coupled to the receiver circuitry. The finite state machine is configured to detect a first data rate from signals, control operation of the signal conditioner circuitry responsive to detecting the first data rate, and control operation of the level shifter circuitry during a second data rate.Type: ApplicationFiled: March 21, 2022Publication date: July 14, 2022Inventors: Win Naing Maung, Bharath Kumar Singareddy, Soumi Paul, Mayank Garg, Suzanne Mary Vining
-
Patent number: 11386036Abstract: At least some aspects of the present disclosure provide for a method. In some examples, the method includes receiving, at a circuit, data via a differential input signal, detecting a rising edge in the data received via the differential input signal, and precharging a common mode voltage (Vcm) node of the differential input signal responsive to detecting the rising edge in the data received via the differential input signal, wherein the Vcm node is a floating node.Type: GrantFiled: May 6, 2019Date of Patent: July 12, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Win Naing Maung, Saurabh Goyal, Bhupendra Sharma, Huanzhang Huang, Douglas Edward Wente, Suzanne Mary Vining, Mustafa Ulvi Erdogan
-
Publication number: 20220206983Abstract: A method of operating an embedded universal serial bus (eUSB) repeater includes holding an eUSB receiver and a USB transmitter in active states and holding a USB receiver and an eUSB transmitter in standby states. The method includes receiving by the eUSB receiver a token packet indicative of transmission of a first downstream packet, and transitioning the USB receiver and the eUSB transmitter from the standby states to the active states responsive to the token packet. The method includes transmitting the token packet by the USB transmitter. The method includes receiving by the eUSB receiver a downstream packet or receiving by the USB receiver an upstream packet within a first timeout period after receiving the token packet, and transmitting the downstream packet by the USB transmitter or transmitting the upstream packet by the eUSB transmitter.Type: ApplicationFiled: October 15, 2021Publication date: June 30, 2022Inventors: Mustafa Ulvi Erdogan, Bharath Kumar Singareddy, Suzanne Mary Vining, Srijan Rastogi, Sirish Oruganti, Douglas Edward Wente
-
Publication number: 20220206556Abstract: High-speed data communication devices, e.g., repeaters, interfacing between a host and a peripheral operate such that high-speed components except for a host-side squelch detector are set or maintained in a deactivated state during an idle period of a micro frame. In an example, a start of a micro frame is detected on a data bus during a first time period. In a second time period after the first time period, the high-speed communication device determines whether at least one data packet is contained in the micro frame. When it is determined during the second time period that no data packet is contained in the micro frame, active components, except a squelch detector, are controlled to be inactive during a third time period after the second time period.Type: ApplicationFiled: May 25, 2021Publication date: June 30, 2022Inventors: Mustafa Ulvi Erdogan, Suzanne Mary Vining, Bharath Kumar Singareddy, Douglas Edward Wente
-
Publication number: 20220137695Abstract: In an example, a data communication device includes one or more receivers, and one or more transmitters. The data communication device detects a start of frame packet (?SOF) on a data bus, wherein the ?SOF indicates the start of a microframe; determines whether there are any data packets contained in the microframe during a first threshold period after the ?SOF; and detects that there is no data packet contained in the microframe during the first threshold period after the ?SOF, and in response, transitions at least one of the one or more transmitters from an active state to an OFF state, and transitions the at least one of the one or more transmitters from the OFF state to the active state prior to a switchback period before the end of the microframe.Type: ApplicationFiled: January 18, 2022Publication date: May 5, 2022Inventors: Suzanne Mary Vining, Douglas Edward Wente, Win Naing Maung, Julie Marie Nirchi
-
Patent number: 11309892Abstract: A circuit includes signal conditioner circuitry, level shifter circuitry, and state detector and controller circuitry coupled between the signal conditioner circuitry and the level shifter circuitry. The state detector and controller circuitry includes receiver circuitry and a finite state machine coupled to the receiver circuitry. The finite state machine is configured to detect a first data rate from signals, control operation of the signal conditioner circuitry responsive to detecting the first data rate, and control operation of the level shifter circuitry during a second data rate.Type: GrantFiled: February 11, 2021Date of Patent: April 19, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Win Naing Maung, Bharath Kumar Singareddy, Soumi Paul, Mayank Garg, Suzanne Mary Vining