Patents by Inventor Tadaaki Yamauchi
Tadaaki Yamauchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6728827Abstract: An interface circuit performs supply/reception of data with a register instead of supply/reception of data with DRAM when an area specified by an address signal is a logic control area. Data signals in the case are a control command for a logic circuit held in a register and input data to be processed. The logic circuit takes charge of a critical path in processing time such as cryptographic processing and image processing. A processing result is held in the register. The register circuit switches between storage data stored in DRAM and data given from a terminal group to select data to be processed according to a control signal.Type: GrantFiled: July 5, 2001Date of Patent: April 27, 2004Assignee: Renesas Technology Corp.Inventors: Tadaaki Yamauchi, Kunihiko Kozaru
-
Patent number: 6724223Abstract: A clock buffer of a DRAM includes: a first NAND gate which is driven by a first internal power supply voltage (2.5 V) and which determines the level of an input clock signal if the DRAM is used for a TTL-system interface (MLV=2.5 V); and a second NAND gate which is driven by a second internal power supply voltage (1.8 V) and which determines the level of the input clock signal if the DRAM is used for a 1.8 V-system interface (MLV=0 V). Accordingly, in each of the first and second NAND gates, sizes of four MOS transistors can be set at optimum values, respectively.Type: GrantFiled: November 5, 2002Date of Patent: April 20, 2004Assignee: Renesas Technology Corp.Inventors: Tetsuichiro Ichiguchi, Tsutomu Nagasawa, Tadaaki Yamauchi, Zengcheng Tian, Makoto Suwa, Junko Matsumoto, Takeo Okamoto, Hideki Yonetani
-
Patent number: 6724679Abstract: A semiconductor memory device includes banks, predecoders, a latch circuit, a counter, a fuse and buffers. The bank includes a plurality of memory cells arranged in rows and columns, and others. The predecoders are disposed in a central portion of the semiconductor memory device. The predecoder produces a predecode signal for selecting each of the banks based on a bank address received from the buffer, and outputs the predecode signal to the banks. The predecoder produces the predecode signal for selecting each of the banks based on the bank address, and outputs the predecode signal to the banks. Consequently, interconnections in the central portion can be reduced in number.Type: GrantFiled: April 22, 2002Date of Patent: April 20, 2004Assignee: Renesas Technology Corp.Inventors: Tsutomu Nagasawa, Hideki Yonetani, Kozo Ishida, Shinichi Jinbo, Makoto Suwa, Tadaaki Yamauchi, Junko Matsumoto, Zengcheng Tian, Takeo Okamoto
-
Patent number: 6721223Abstract: Data specifying details of refresh to be executed in the self-refresh mode is stored in a register circuit in a mode register. A refresh period and refresh region are determined according to data stored in register circuit and a refresh control circuit generates a control signal and a refresh address that are required for refresh. Stored data can be stably held in the self-refresh mode in which data holding is performed with reduced current consumption.Type: GrantFiled: May 15, 2002Date of Patent: April 13, 2004Assignee: Renesas Technology Corp.Inventors: Junko Matsumoto, Tadaaki Yamauchi, Takeo Okamoto
-
Patent number: 6717460Abstract: A level conversion circuit is provided, at an output, with an initialization circuit for setting the output signal of the level conversion circuit for generating a power cut enable signal controlling a deep power down mode to a predetermined inactive state upon power up. The initialization circuit is constituted by, for example, a capacitive element connected to the output node of the level conversion circuit to pull up the voltage of the output node upon power up, and a latch circuit latching the voltage level of the output node. When power is on, the power cut enable signal is forcibly inactivated by the initialization circuit to generate a periphery power supply voltage. The internal node of the level conversion circuit is initialized according to the output signal of a control circuit receiving the periphery power supply voltage as an operating power supply voltage.Type: GrantFiled: August 5, 2002Date of Patent: April 6, 2004Assignee: Renesas Technology Corp.Inventors: Tadaaki Yamauchi, Takeo Okamoto, Junko Matsumoto, Zengcheng Tian
-
Patent number: 6714461Abstract: Data for switching a slew rate of a data output circuit included in a data input/output circuit between a slew rate in a normal mode and a slow slew rate is stored in a mode register. According to the data stored in mode register, a slew rate setting signal is generated. According to a slew rate switching circuit, the slew rate of the data input/output circuit is switched between a slew rate in the normal mode and a slow slew rate slower than the slew rate in the normal mode. A data output circuit is achieved which occupies a small area, is capable of setting a slew rate slower than the slew rate in a normal mode and outputting data without causing an erroneous operation with a low consumption current even when the slew rate is adjusted.Type: GrantFiled: May 7, 2002Date of Patent: March 30, 2004Assignee: Renesas Technology Corp.Inventors: Junko Matsumoto, Tadaaki Yamauchi, Takeo Okamoto
-
Patent number: 6697296Abstract: In a control circuit and an address buffer circuit, buffer circuits of plural types are provided to each of pin terminals and an input buffer of one type is activated according a state control signal group. In a standby state, current paths of the control buffer circuit and the address buffer circuit are selectively cut off according to a CS cut mode instructing signal stored in a mode register and an internal chip select signal. Furthermore, when a low power consumption mode is specified, a current path of a CLK buffer for generating an internal clock signal is cut off according to an external clock enable signal and a low power mode instructing signal, and the current paths of the control buffer circuit and the address buffer circuit are also cut-off.Type: GrantFiled: May 9, 2002Date of Patent: February 24, 2004Assignee: Renesas Technology Corp.Inventors: Junko Matsumoto, Tadaaki Yamauchi, Takeo Okamoto
-
Publication number: 20030218931Abstract: The semiconductor memory device includes a refresh timer for determining a refresh cycle of self-refresh operation. The refresh timer includes a voltage regulator, a ring oscillator and a counter. The voltage regulator generates a bias voltage having positive temperature characteristics. The ring oscillator varies an oscillation cycle of a pulse signal according to the bias voltage. The counter counts a prescribed number of pulse signals and generates a refresh signal for executing refresh operation. The semiconductor memory device thus varies the refresh cycle according to a temperature change, and executes refresh operation with an appropriate refresh cycle.Type: ApplicationFiled: November 21, 2002Publication date: November 27, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Takeo Okamoto, Tetsuichiro Ichiguchi, Hideki Yonetani, Tsutomu Nagasawa, Tadaaki Yamauchi, Makoto Suwa, Junko Matsumoto, Zengcheng Tian
-
Publication number: 20030214832Abstract: A row address decoder of a semiconductor memory device generates internal row address signals RAD<0:11>and /RAD<0:11>by switching most significant bit and least significant bit of row address signals RA<0:11>and /RA<0:11>that correspond to address signals A0 to A11, respectively. In a twin cell mode, the least significant bits RAD<0>and /RAD<0>of the internal row address signals corresponding to the most significant bits RA<11>and /RA<11>of the row address signal that are not used are selected simultaneously by row address decoder, and two adjacent wold lines are activated simultaneously. Consequently, the configuration of memory cell in the semiconductor memory device can electrically be switched from the normal single memory cell type to the twin memory cell type.Type: ApplicationFiled: November 19, 2002Publication date: November 20, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Takeo Okamoto, Tetsuichiro Ichiguchi, Hideki Yonetani, Tsutomu Nagasawa, Makoto Suwa, Zengcheng Tian, Tadaaki Yamauchi, Junko Matsumoto
-
Publication number: 20030213972Abstract: A clock buffer of a DRAM includes: a first NAND gate which is driven by a first internal power supply voltage (2.5 V) and which determines the level of an input clock signal if the DRAM is used for a TTL-system interface (MLV=2.5 V); and a second NAND gate which is driven by a second internal power supply voltage (1.8 V) and which determines the level of the input clock signal if the DRAM is used for a 1.8 V-system interface (MLV=0 V). Accordingly, in each of the first and second NAND gates, sizes of four MOS transistors can be set at optimum values, respectively.Type: ApplicationFiled: November 5, 2002Publication date: November 20, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Tetsuichiro Ichiguchi, Tsutomu Nagasawa, Tadaaki Yamauchi, Zengcheng Tian, Makoto Suwa, Junko Matsumoto, Takeo Okamoto, Hideki Yonetani
-
Publication number: 20030214345Abstract: A manner of generating internal voltages such as a high voltage, an intermediate voltage and an internal power supply voltage is switched in accordance with a power supply level setting signal. When the voltage level of an external power supply voltage is low, a current drive transistor receiving an output of a comparing circuit and an auxiliary drive transistor are forcedly set in a conductive state, and external power supply voltage is transmitted on an internal power supply line. At this time, the comparing operation of the comparing circuit is stopped. When the level of the external power supply voltage is high, the comparing circuit is activated down convert the external power supply voltage for generating a peripheral power supply voltage on the internal power supply line.Type: ApplicationFiled: May 2, 2003Publication date: November 20, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Tadaaki Yamauchi, Junko Matsumoto, Takeo Okamoto, Makoto Suwa, Tetsuichiro Ichiguchi, Hideki Yonetani, Tsutomu Nagasawa, Zengcheng Tian
-
Publication number: 20030214344Abstract: Data pad regions are arranged in four divided regions of a semiconductor memory chip of a rectangular shape, respectively, and data pads are selectively utilized in each of the four divided regions in accordance with a word structure. Thus, it is possible to implement a semiconductor memory chip capable of being assembled in both a single chip package and a multi chip package.Type: ApplicationFiled: March 19, 2003Publication date: November 20, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Makoto Suwa, Junko Matsumoto, Tadaaki Yamauchi, Takeo Okamoto, Tetsuichiro Ichiguchi, Hideki Yonetani, Tsutomu Nagasawa, Zengcheng Tian
-
Patent number: 6650582Abstract: For a memory array, a main data bus commonly used for first and second data bit widths, and a main data bus used only for the second data bit width are disposed. According to a data bit width, connection between memory blocks and main data lines is switched. The main data buses are connected to write/read circuits, and expanding/compressing operation on data bits is performed by an expansion/compression circuit in a unit of a predetermined number of bits. Thus, with the same configuration irrespective of data bit width, compression of data bits in the multi-bit test can be performed to output the compression result to the same data terminal.Type: GrantFiled: August 5, 2002Date of Patent: November 18, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Junko Matsumoto, Tadaaki Yamauchi, Takeo Okamoto
-
Patent number: 6625050Abstract: Pad lines are placed on the peripheral region of a chip along EAST band and WEST band (E/W band). In order to allow the chip with pads arranged on the peripheral region to be adaptable to a TSOP, VDD and VSS pads are arranged on the edge region on NORTH band and SOUTH band (N/S band) near the center of the N/S band. Moreover, in consideration of frame design for the TSOP, some pads on the ends of the pad lines among the pads included in the pad lines are arranged in reverse order relative to the order of pins. Further, VDDQ and VSSQ pads are arranged in the same order as that of pins for a package which requires no consideration of frame design. On the other hand, for use in a BGA package, VDD and VSS pads are arranged in pairs at respective ends of the pad lines. A semiconductor memory device with this pad arrangement is accordingly adaptable to various types of packages.Type: GrantFiled: May 14, 2002Date of Patent: September 23, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Makoto Suwa, Shinichi Jinbo, Zengcheng Tian, Takeo Okamoto, Kozo Ishida, Hideki Yonetani, Tsutomu Nagasawa, Tadaaki Yamauchi, Junko Matsumoto
-
Patent number: 6584020Abstract: In a bit line reference potential (VBL) generating circuit, a pad is connected via a transfer gate to a reference node in a reference stage. During a device evaluation test, the transfer gate is turned on in response to a test signal so that a voltage is applied to the reference node with a tester driver via the pad to control a potential of an output node in an output stage. Thus, the semiconductor memory device is capable of stably controlling the bit line reference potential VBL regardless of the drivability of the tester driver during the device evaluation test.Type: GrantFiled: July 23, 2001Date of Patent: June 24, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tadaaki Yamauchi, Makoto Muneyasu
-
Publication number: 20030081461Abstract: A level conversion circuit is provided, at an output, with an initialization circuit for setting the output signal of the level conversion circuit for generating a power cut enable signal controlling a deep power down mode to a predetermined inactive state upon power up. The initialization circuit is constituted by, for example, a capacitive element connected to the output node of the level conversion circuit to pull up the voltage of the output node upon power up, and a latch circuit latching the voltage level of the output node. When power is on, the power cut enable signal is forcibly inactivated by the initialization circuit to generate a periphery power supply voltage. The internal node of the level conversion circuit is initialized according to the output signal of a control circuit receiving the periphery power supply voltage as an operating power supply voltage.Type: ApplicationFiled: August 5, 2002Publication date: May 1, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Tadaaki Yamauchi, Takeo Okamoto, Junko Matsumoto, Zengcheng Tian
-
Publication number: 20030080780Abstract: The output circuit has an output transistor adjusted in driving capability, using a negative voltage or changing a transistor size in accordance with the level of output power supply voltage. Particularly, by increasing the driving capability of a P-channel MOS transistor for pulling up the output node, an output signal can be generated at high speed while suppressing reduction of the driving capability of the P-channel MOS transistor even under a low output power supply voltage condition. An output circuit that can drive an output node with an optimum driving capability even if an output power supply voltage is changed, is provided.Type: ApplicationFiled: August 30, 2002Publication date: May 1, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Takeo Okamoto, Tadaaki Yamauchi, Junko Matsumoto, Kozo Ishida, Hideki Yonetani, Tsutomu Nagasawa
-
Publication number: 20030081485Abstract: A refresh array activating signal is Activated in accordance with a refresh request and specific address bit(s) of a refresh address. Specific lower bit(s) of a refresh address counter is (are) utilized as the specific address bit(s) of the refresh address, and the specific address bit(s) is (are) utilized as upper bit(s) of the refresh address. Thus, in the self-refresh mode, refresh can be performed for a prescribed address region at uniform intervals, with a lengthened refresh interval, consuming less current. A semiconductor memory device is provided which allows current consumption to be distributed on a time basis and to be reduce in a self-refresh mode is provided.Type: ApplicationFiled: August 2, 2002Publication date: May 1, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Junko Matsumoto, Tadaaki Yamauchi, Takeo Okamoto
-
Publication number: 20030080795Abstract: An input circuit is comprised of a gate circuit receiving an output power supply voltage that determines the logic level of an input signal or a comparison circuit receiving an input signal and a reference voltage depending on the output power supply voltage supplied from a pad different from a power supply pad for an output circuit. Even if the output power supply voltage varies to cause the input signal to change, whether the input signal is at H level or L level can accurately be determined and an internal signal is generated correctly.Type: ApplicationFiled: August 30, 2002Publication date: May 1, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Takeo Okamoto, Tadaaki Yamauchi, Shinichi Jinbo, Makoto Suwa, Junko Matsumoto
-
Publication number: 20030081490Abstract: A semiconductor memory device includes banks, predecoders, a latch circuit, a counter, a fuse and buffers. The bank includes a plurality of memory cells arranged in rows and columns, and others. The predecoders are disposed in a central portion of the semiconductor memory device. The predecoder produces a predecode signal for selecting each of the banks based on a bank address received from the buffer, and outputs the predecode signal to the banks. The predecoder produces the predecode signal for selecting each of the banks based on the bank address, and outputs the predecode signal to the banks. Consequently, interconnections in the central portion can be reduced in number.Type: ApplicationFiled: April 22, 2002Publication date: May 1, 2003Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Tsutomu Nagasawa, Hideki Yonetani, Kozo Ishida, Shinichi Jinbo, Makoto Suwa, Tadaaki Yamauchi, Junko Matsumoto, Zengcheng Tian, Takeo Okamoto