Patents by Inventor Takahiro Kawano
Takahiro Kawano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090032875Abstract: There is provided a semiconductor device comprising: a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type provided on the first semiconductor layer of the first conductivity type; a semiconductor region of the first conductivity type selectively provided on a front surface portion of the second semiconductor layer of the second conductivity type; a first main electrode provided in contact with a surface of the semiconductor region; a second main electrode provided on a side of the first semiconductor layer of the first conductivity type, the side being opposite to the surface on which the second semiconductor layer of the second conductivity type is provided; a gate wiring provided on the second semiconductor layer of the second conductivity type around an element region in which the semiconductor region is provided; a trench penetrating the second semiconductor layer of the second conductivity type to reach the first semiconductor layer of the fType: ApplicationFiled: August 4, 2008Publication date: February 5, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yusuke KAWAGUCHI, Kazuya Nakayama, Tsuyoshi Ohta, Takeshi Uchihara, Takahiro Kawano, Yuji Kato
-
Publication number: 20080164517Abstract: A semiconductor device according to the present invention includes: a first trench that is formed in a semiconductor substrate; a gate oxide film that is formed on a surface of the first trench; and a trench gate electrode that is formed so as to bury the first trench via the gate oxide film. The semiconductor device also includes: a second trench that is formed in the semiconductor substrate with a width wider than the width of the first trench; and a terminal-embedded insulation layer that is formed so as to bury the second trench. The semiconductor device further includes: a third trench that is formed in the semiconductor substrate with a width wider than the width of the second trench; and a trench contact electrode that is formed so as to bury the third trench.Type: ApplicationFiled: January 2, 2008Publication date: July 10, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tsuyoshi OHTA, Takahiro Kawano
-
Publication number: 20080112478Abstract: Receiving a transmission line estimation sequence, a wireless communication apparatus generates a transmission line characteristic estimation value for each of a plurality of sub-carriers and smoothes the transmission line characteristic estimation value of a target sub-carrier to be processed and the transmission line characteristic estimation value of its adjacent sub-carrier. The apparatus includes a determination unit for determining whether or not the adjacent sub-carrier, is a null sub-carrier and a smoothing unit for smoothing the transmission line characteristic estimation value of the target sub-carrier by excluding the transmission line characteristic estimation value of the adjacent sub-carrier determined as a null carrier by the determination unit.Type: ApplicationFiled: November 8, 2007Publication date: May 15, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Takahiro Kawano
-
Patent number: 7224022Abstract: As and B are implanted to side surfaces of trenches 3 by a rotation ion implanting method, and by using a difference between these impurities in diffusion coefficient, the structure in which an n?-type epitaxial Si layer is interposed between trenches 3 is converted into a semiconductor structure consisting of n-type pillar layer 5/p-type pillar layer 4/n-type pillar layer 5 lining up. The structure can function substantially the same role as that of a super junction structure.Type: GrantFiled: March 19, 2004Date of Patent: May 29, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Keinichi Tokano, Yoshihiko Saito, Shigeo Kouzuki, Yasunori Usui, Masaru Izumisawa, Takahiro Kawano
-
Publication number: 20050247974Abstract: A semiconductor device comprising a semiconductor substrate having first and second surfaces opposing each other, the substrate including a plurality of cells sharing a common drain region, each of the cells having source and gate regions, a surface source electrode connected to the source region of each of the cells and provided on the first surface, a strap member coupled with the surface source electrode by ultrasonic waves, a gate polysilicon wiring layer connecting the gate region of each of the cells and having a silicide layer in at least a portion of a surface thereof, a surface gate electrode connected to the gate polysilicon wiring layer and provided on the first surface, and a drain electrode provided on the second surface and shared by the cells.Type: ApplicationFiled: May 31, 2005Publication date: November 10, 2005Inventors: Hirobumi Matsuki, Akio Takano, Takahiro Kawano
-
Patent number: 6930355Abstract: A semiconductor device comprising a semiconductor substrate having first and second surfaces opposing each other, the substrate including a plurality of cells sharing a common drain region, each of the cells having source and gate regions, a surface source electrode connected to the source region of each of the cells and provided on the first surface, a strap member coupled with the surface source electrode by ultrasonic waves, a gate polysilicon wiring layer connecting the gate region of each of the cells and having a silicide layer in at least a portion of a surface thereof, a surface gate electrode connected to the gate polysilicon wiring layer and provided on the first surface, and a drain electrode provided on the second surface and shared by the cells.Type: GrantFiled: May 16, 2003Date of Patent: August 16, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Hirobumi Matsuki, Akio Takano, Takahiro Kawano
-
Patent number: 6919249Abstract: A semiconductor device comprises a semiconductor layer of a first conductivity type (2), a base region (3) formed proximal to the semiconductor layer, a source region (4) selectively placed over the base region, trenches (T), a gate insulating layer (7) and a gate electrode (6) provided on an inner wall of each of the trenches, and a source electrode (9) connected to the source region. The source region is higher in impurity concentration in a contact (4a) with the source electrode than in a contact with the gate insulating layer, and it is also higher in impurity concentration in the contact (4a) with the source electrode than in a contact with the base region.Type: GrantFiled: February 17, 2004Date of Patent: July 19, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Takahiro Kawano, Tatsuo Yoneda, Hirobumi Matsuki
-
Publication number: 20040238844Abstract: A semiconductor device includes a first conductivity type semiconductor substrate, a vertical unit cell and a separating member. The unit cell includes a second conductivity type semiconductor layer and two first conductivity type semiconductor layers to interpose the second conductivity type semiconductor layer from both side surfaces. A pn junction boundary between the second and first conductivity type semiconductor layer is substantially vertical to the main surface of the semiconductor substrate. A second conductivity type base layer on an upper surface of the second conductivity type semiconductor layer has an impurity concentration higher than the second conductivity type semiconductor layer. A first conductivity type source diffusion layer is on a surface of the base layer. A gate insulating film is formed on the base layer interposed between the source diffusion layer and the first conductivity type semiconductor layer. A gate electrode is formed on the gate insulating film.Type: ApplicationFiled: March 19, 2004Publication date: December 2, 2004Inventors: Kenichi Tokano, Yoshihiko Saito, Shigeo Kouzuki, Yasunori Usui, Masaru Izumisawa, Takahiro Kawano
-
Publication number: 20040159885Abstract: A semiconductor device comprises a semiconductor layer of a first conductivity type (2), a base region (3) formed proximal to the semiconductor layer, a source region (4) selectively placed over the base region, trenches (T), a gate insulating layer (7) and a gate electrode (6) provided on an inner wall of each of the trenches, and a source electrode (9) connected to the source region. The source region is higher in impurity concentration in a contact (4a) with the source electrode than in a contact with the gate insulating layer, and it is also higher in impurity concentration in the contact (4a) with the source electrode than in a contact with the base region.Type: ApplicationFiled: February 17, 2004Publication date: August 19, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takahiro Kawano, Tatsuo Yoneda, Hirobumi Matsuki
-
Patent number: 6750511Abstract: A semiconductor device comprises a semiconductor layer of a first conductivity type (2), a base region (3) formed proximal to the semiconductor layer, a source region (4) selectively placed over the base region, trenches (T), a gate insulating layer (7) and a gate electrode (6) provided on an inner wall of each of the trenches, and a source electrode (9) connected to the source region. The source region is higher in impurity concentration in a contact (4a) with the source electrode than in a contact with the gate insulating layer, and it is also higher in impurity concentration in the contact (4a) with the source electrode than in a contact with the base region.Type: GrantFiled: September 19, 2002Date of Patent: June 15, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Takahiro Kawano, Tatsuo Yoneda, Hirobumi Matsuki
-
Patent number: 6717210Abstract: A trench gate type semiconductor device includes a first semiconductor layer having first and second main surfaces, a second semiconductor layer of a first conductivity type as formed on the first main surface of the first semiconductor layer, a third semiconductor layer of a second conductivity type as formed on the second semiconductor layer, a fourth semiconductor layer of the first conductivity type as formed at a surface of the third semiconductor layer, a gate electrode having a polycrystalline silicon layer being buried in a trench formed to a depth reaching the second semiconductor layer from a surface of the fourth semiconductor layer with a gate insulating film interposed therebetween and having an upper end portion protruding upwardly from a trench upper end opening while having its width greater than a width of the trench and a metal silicide film formed at an upper surface and side surfaces of the upper end portion of the polycrystalline silicon layer, a first main electrode in contact with bothType: GrantFiled: November 7, 2002Date of Patent: April 6, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Akio Takano, Takahiro Kawano
-
Publication number: 20040041207Abstract: A trench gate type semiconductor device includes a first semiconductor layer having first and second main surfaces, a second semiconductor layer of a first conductivity type as formed on the first main surface of the first semiconductor layer, a third semiconductor layer of a second conductivity type as formed on the second semiconductor layer, a fourth semiconductor layer of the first conductivity type as formed at a surface of the third semiconductor layer, a gate electrode having a polycrystalline silicon layer being buried in a trench formed to a depth reaching the second semiconductor layer from a surface of the fourth semiconductor layer with a gate insulating film interposed therebetween and having an upper end portion protruding upwardly from a trench upper end opening while having its width greater than a width of the trench and a metal silicide film formed at an upper surface and side surfaces of the upper end portion of the polycrystalline silicon layer, a first main electrode in contact with bothType: ApplicationFiled: November 7, 2002Publication date: March 4, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Akio Takano, Takahiro Kawano
-
Publication number: 20040026753Abstract: A semiconductor device comprising a semiconductor substrate having first and second surfaces opposing each other, the substrate including a plurality of cells sharing a common drain region, each of the cells having source and gate regions, a surface source electrode connected to the source region of each of the cells and provided on the first surface, a strap member coupled with the surface source electrode by ultrasonic waves, a gate polysilicon wiring layer connecting the gate region of each of the cells and having a silicide layer in at least a portion of a surface thereof, a surface gate electrode connected to the gate polysilicon wiring layer and provided on the first surface, and a drain electrode provided on the second surface and shared by the cells.Type: ApplicationFiled: May 16, 2003Publication date: February 12, 2004Inventors: Hirobumi Matsuki, Akio Takano, Takahiro Kawano
-
Publication number: 20040016979Abstract: A semiconductor device disclosed herein comprises a semiconductor layer which includes a first semiconductor region of a first conductivity type, a base region of a second conductivity type, and a plurality of second semiconductor regions of the first conductivity type; a gate wiring which is formed on the semiconductor layer via a first insulating film; a plurality of main electrodes which are electrically connected to the plurality of second semiconductor regions and which are insulated from the gate wiring, wherein the gate wiring is arranged between the main electrodes and upper surfaces of the main electrodes are higher than an upper surface of the uppermost layer of the gate wiring; and a connecting plate which is directly connected onto uppermost layers of the main electrodes.Type: ApplicationFiled: July 7, 2003Publication date: January 29, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takahiro Kawano, Kenichi Ogata, Tatsuo Yoneda
-
Publication number: 20030075759Abstract: A semiconductor device comprises a semiconductor layer of a first conductivity type (2), a base region (3) formed proximal to the semiconductor layer, a source region (4) selectively placed over the base region, trenches (T), a gate insulating layer (7) and a gate electrode (6) provided on an inner wall of each of the trenches, and a source electrode (9) connected to the source region. The source region is higher in impurity concentration in a contact (4a) with the source electrode than in a contact with the gate insulating layer, and it is also higher in impurity concentration in the contact (4a) with the source electrode than in a contact with the base region.Type: ApplicationFiled: September 19, 2002Publication date: April 24, 2003Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takahiro Kawano, Tatsuo Yoneda, Hirobumi Matsuki