Patents by Inventor Takashi Horii
Takashi Horii has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240101093Abstract: A vehicle brake system includes a switching valve switchable between a first state allowing communication between a first fluid pressure generating device and a frictional brake and a second state allowing communication between a second fluid pressure generating device and the frictional brake. The second fluid pressure generating device generates a fluid pressure by moving a piston with an electric actuator, and has a fluid pressure supply port connected to the switching valve and an atmosphere opening port connected to a reservoir tank. When, due to a failure, the switching valve becomes a third state in which the switching valve makes each of the first fluid pressure generating device and the second fluid pressure generating device communicate with the frictional brake, a control device controls the second fluid pressure generating device to close the atmosphere opening port with the piston.Type: ApplicationFiled: September 20, 2023Publication date: March 28, 2024Inventors: Atsuki OHIRA, Eisuke HORII, Hiroyuki IWASAKI, Masayuki UENO, Shotaro YAMAZAKI, Takashi SHIMADA, Tomoaki KOTAKI, Yohei SATO
-
Publication number: 20240097441Abstract: A management system includes a plurality of resources configured to be electrically connected to an external power supply, and a management device configured to manage the resources. The management device includes a planning unit and a management unit. The planning unit is configured to determine a power balancing plan of each of the resources by using first information on a use schedule of each of the resources and second information indicating a magnitude of an environmental load in a process of generating electric power to be supplied by the external power supply. The management unit is configured to manage the resources to cause each of the resources to operate according to the power balancing plan or a modified power balancing plan in power balancing of the external power supply.Type: ApplicationFiled: August 3, 2023Publication date: March 21, 2024Applicants: TOYOTA JIDOSHA KABUSHIKI KAISHA, CHUBU ELECTRIC POWER MIRAIZ CO., INC., CHUBU ELECTRIC POWER CO., INC.Inventors: Yusuke HORII, Eiko Megan UCHIDA, Masashi TANAKA, Masato EHARA, Sachio TOYORA, Tomoya TAKAHASHI, Akinori MORISHIMA, Takuji MATSUBARA, Tohru NAKAMURA, Ryou TAKAHASHI, Kenta ITO, Toshiki SUZUKI, Atsushi MIYASHITA, Takashi OCHIAI
-
Patent number: 7581058Abstract: A non-volatile storage device (1) has non-volatile memory units (FARY0 to FARY3), buffer units (BMRY0 to BMRY3) and a control unit (CNT), and the control unit can control a first access processing between an outside and the buffer unit and a second access processing between the non-volatile memory unit and the buffer unit upon receipt of directives from the outside separately from each other. The control unit can independently carry out an access control over the non-volatile memory unit and the buffer unit in accordance with the directives sent from the outside, respectively. Therefore, it is possible to set up next write data to the buffer unit simultaneously with the erase operation of the non-volatile memory unit or to output once read storage information to the buffer unit at a high speed as in a cache memory operation in accordance with the directive sent from the outside.Type: GrantFiled: December 24, 2007Date of Patent: August 25, 2009Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Yoshinori Takase, Keiichi Yoshida, Takashi Horii, Atsushi Nozoe, Takayuki Tamura, Tomoyuki Fujisawa, Ken Matsubara
-
Publication number: 20080098190Abstract: A non-volatile storage device (1) has non-volatile memory units (FARY0 to FARY3), buffer units (BMRY0 to BMRY3) and a control unit (CNT), and the control unit can control a first access processing between an outside and the buffer unit and a second access processing between the non-volatile memory unit and the buffer unit upon receipt of directives from the outside separately from each other. The control unit can independently carry out an access control over the non-volatile memory unit and the buffer unit in accordance with the directives sent from the outside, respectively. Therefore, it is possible to set up next write data to the buffer unit simultaneously with the erase operation of the non-volatile memory unit or to output once read storage information to the buffer unit at a high speed as in a cache memory operation in accordance with the directive sent from the outside.Type: ApplicationFiled: December 24, 2007Publication date: April 24, 2008Inventors: Yoshinori Takase, Keiichi Yoshida, Takashi Horii, Atsushi Nozoe, Takayuki Tamura, Tomoyuki Fujisawa, Ken Matsubara
-
Patent number: 7334080Abstract: A non-volatile storage device (1) has non-volatile memory units (FARY0 to FARY3), buffer units (BMRY0 to BMRY3) and a control unit (CNT), and the control unit can control a first access processing between an outside and the buffer unit and a second access processing between the non-volatile memory unit and the buffer unit upon receipt of directives from the outside separately from each other. The control unit can independently carry out an access control over the non-volatile memory unit and the buffer unit in accordance with the directives sent from the outside, respectively. Therefore, it is possible to set up next write data to the buffer unit simultaneously with the erase operation of the non-volatile memory unit or to output once read storage information to the buffer unit at a high speed as in a cache memory operation in accordance with the directive sent from the outside.Type: GrantFiled: November 15, 2002Date of Patent: February 19, 2008Assignees: Renesas Technology Corp., Hitachi ULSI Stystems Co., Ltd.Inventors: Yoshinori Takase, Keiichi Yoshida, Takashi Horii, Atsushi Nozoe, Takayuki Tamura, Tomoyuki Fujisawa, Ken Matsubara
-
Patent number: 7290109Abstract: A memory system includes a plurality of nonvolatile memory chips (CHP1 and CHP2) each having a plurality of memory banks (BNK1 and BNK2) which can perform a memory operation independent of each other and a memory controller (5) which can control to access each of said nonvolatile memory chips. The memory controller can selectively instruct either a simultaneous writing operation or an interleave writing operation on a plurality of memory banks of the nonvolatile memory chips. Therefore, in the simultaneous writing operation, the writing operation which is much longer than the write setup time can be performed perfectly in parallel. In the interleave writing operation, the writing operation following the write setup can be performed so as to partially overlap the writing operation on another memory bank. As a result, the number of nonvolatile memory chips constructing the memory system of the high-speed writing operation can be made relatively small.Type: GrantFiled: January 9, 2002Date of Patent: October 30, 2007Assignee: Renesas Technology Corp.Inventors: Takashi Horii, Keiichi Yoshida, Atsushi Nozoe
-
Publication number: 20070198770Abstract: A memory system includes a plurality of nonvolatile memory chips (CHP1 and CHP2) each having a plurality of memory banks (BNK1 and BNK2) which can perform a memory operation independent of each other and a memory controller (5) which can control to access each of said nonvolatile memory chips. The memory controller can selectively instruct either a simultaneous writing operation or an interleave writing operation on a plurality of memory banks of the nonvolatile memory chips. Therefore, in the simultaneous writing operation, the writing operation which is much longer than the write setup time can be performed perfectly in parallel. In the interleave writing operation, the writing operation following the write setup can be performed so as to partially overlap the writing operation on another memory bank. As a result, the number of nonvolatile memory chips constructing the memory system of the high-speed writing operation can be made relatively small.Type: ApplicationFiled: March 29, 2007Publication date: August 23, 2007Inventors: Takashi Horii, Keiichi Yoshida, Atsushi Nozoe
-
Patent number: 7085189Abstract: The disclosed flash memory is provided with a majority logic circuit 3 and shift registers 61 to 63. Three out of the banks 2a to 2c of the memory respectively include management information areas KAs to store binary management information comprising power supply trimming data and bitline restoration data. During initialization of the flash memory, the majority logic circuit 3 performs error correction on management information bits retrieved from the management information areas KAs and outputs that information to a trimming/restoration data buffer 11, thus providing highly reliable management information very quickly. The shift registers 61 to 63 delay a control signal that is output from a control circuit 12 by a certain period of time before outputting the control signal to sense amplifiers 42 to 44. This delay makes it possible to make the operating currents of the banks 2a to 2d start to flow at different times and to suppress a peak current flowing in the flash memory.Type: GrantFiled: February 28, 2002Date of Patent: August 1, 2006Assignee: Renesas Technology Corp.Inventors: Takashi Horii, Ken Matsubara, Keiichi Yoshida
-
Publication number: 20060023554Abstract: A read command having designated a bank, can be inputted from outside. A read command having designated a bank can be inputted from outside while an operation for reading from a memory array to a data buffer is being performed at the bank. Further, a read command having designated a bank is inputted from outside, and a buffer read command having designated a bank is inputted from outside while an operation for reading from a memory array to a data buffer is being performed at the bank, whereby reading from the data buffer of the bank to the outside is enabled.Type: ApplicationFiled: June 28, 2005Publication date: February 2, 2006Inventors: Toru Matsushita, Kenji Kozakai, Hajime Tanabe, Takashi Horii
-
Publication number: 20050228962Abstract: A non-volatile storage device (1) has non-volatile memory units (FARY0 to FARY3), buffer units (BMRY0 to BMRY3) and a control unit (CNT), and the control unit can control a first access processing between an outside and the buffer unit and a second access processing between the non-volatile memory unit and the buffer unit upon receipt of directives from the outside separately from each other. The control unit can independently carry out an access control over the non-volatile memory unit and the buffer unit in accordance with the directives sent from the outside, respectively. Therefore, it is possible to set up next write data to the buffer unit simultaneously with the erase operation of the non-volatile memory unit or to output once read storage information to the buffer unit at a high speed as in a cache memory operation in accordance with the directive sent from the outside.Type: ApplicationFiled: November 15, 2002Publication date: October 13, 2005Inventors: Yoshinori Takase, Keiichi Yoshida, Takashi Horii, Atsushi Nozoe, Takayuki Tamura, Tomoyuki Fujisawa, Ken Matsubara
-
Publication number: 20050082579Abstract: The disclosed flash memory is provided with a majority logic circuit 3 and shift registers 61 to 63. Three out of the banks 2a to 2c of the memory respectively include management information areas KAs to store binary management information comprising power supply trimming data and bitline restoration data. During initialization of the flash memory, the majority logic circuit 3 performs error correction on management information bits retrieved from the management information areas KAs and outputs that information to a trimming/restoration data buffer 11, thus providing highly reliable management information very quickly. The shift registers 61 to 63 delay a control signal that is output from a control circuit 12 by a certain period of time before outputting the control signal to sense amplifiers 42 to 44. This delay makes it possible to make the operating currents of the banks 2a to 2d start to flow at different times and to suppress a peak current flowing in the flash memory.Type: ApplicationFiled: February 28, 2002Publication date: April 21, 2005Inventors: Takashi Horii, Ken Matsubara, Keiichi Yoshida
-
Publication number: 20050015539Abstract: A memory system includes a plurality of nonvolatile memory chips (CHP1 and CHP2) each having a plurality of memory banks (BNK1 and BNK2) which can perform a memory operation independent of each other and a memory controller (5) which can control to access each of said nonvolatile memory chips. The memory controller can selectively instruct either a simultaneous writing operation or an interleave writing operation on a plurality of memory banks of the nonvolatile memory chips. Therefore, in the simultaneous writing operation, the writing operation which is much longer than the write setup time can be performed perfectly in parallel. In the interleave writing operation, the writing operation following the write setup can be performed so as to partially overlap the writing operation on another memory bank. As a result, the number of nonvolatile memory chips constructing the memory system of the high-speed writing operation can be made relatively small.Type: ApplicationFiled: January 9, 2002Publication date: January 20, 2005Inventors: Takashi Horii, Keiichi Yoshida, Atsushi Nozoe
-
Publication number: 20040210729Abstract: A nonvolatile memory, provided with nonvolatile memory cells, has a plurality of memory banks each of which can perform memory operations independently of others, and a control unit for controlling the memory operations of the memory banks. The control unit is capable of controlling an interleave operation by which, even during a memory operation in response to an operational instruction designating one of the memory banks, a memory operation in response to another operational instruction designating another memory bank can be started, and a parallel operation by which both memory banks are caused to perform memory operations in parallel when, before a memory operation in response to an operational instruction designating one of the memory banks is started, another memory operation designating another memory bank is instructed. Each memory bank is provided with a status register, and the status of memory operation in each memory bank is reflected in the corresponding status register.Type: ApplicationFiled: January 23, 2004Publication date: October 21, 2004Applicant: Renesas Technology Corp.Inventors: Takashi Horii, Keiichi Yoshida, Atsushi Nozoe
-
Patent number: 6775185Abstract: A memory bank comprises nonvolatile memory sections and two buffer sections to respectively store information of access unit of the nonvolatile memory sections. In response to the instruction of access operation, the memory bank performs data transfer between one buffer section of the memory bank and the nonvolatile memory section. In parallel to this data transfer, the memory bank also enables control of interleave operation to perform data transfer between the other buffer section of the relevant memory bank and the external side. Accordingly, high speed access can be realized by conducting in parallel the data transfer between the nonvolatile memory section and the buffer section and data transfer between the buffer section and the external side in the interleave operation. Moreover, high speed write and read access to the nonvolatile memory section can also be realized.Type: GrantFiled: April 2, 2003Date of Patent: August 10, 2004Assignee: Renesas Technology Corp.Inventors: Tomoyuki Fujisawa, Keiichi Yoshida, Yoshinori Takase, Takashi Horii
-
Publication number: 20030198084Abstract: A memory bank comprises nonvolatile memory sections and two buffer sections to respectively store information of access unit of the nonvolatile memory sections. In response to the instruction of access operation, the memory bank performs data transfer between one buffer section of the memory bank and the nonvolatile memory section. In parallel to this data transfer, the memory bank also enables control of interleave operation to perform data transfer between the other buffer section of the relevant memory bank and the external side. Accordingly, high speed access can be realized by conducting in parallel the data transfer between the nonvolatile memory section and the buffer section and data transfer between the buffer section and the external side in the interleave operation. Moreover, high speed write and read access to the nonvolatile memory section can also be realized.Type: ApplicationFiled: April 2, 2003Publication date: October 23, 2003Applicant: Hitachi, Ltd.Inventors: Tomoyuki Fujisawa, Keiichi Yoshida, Yoshinori Takase, Takashi Horii
-
Patent number: 6503615Abstract: Disclosed is a wiping cleaner comprising a porous material of an open-cell structure having a density of 5 to 50 kg/m3, a tensile strength of 0.6 to 1.6 kg/cm2, an elongation at break of 8 to 20%, and cell number of 80 to 300 cells/25 mm and having a surface wherein upon wiping, particles are peeled from the wiping surface by friction.Type: GrantFiled: May 17, 2000Date of Patent: January 7, 2003Assignees: Inoac CorporationInventors: Takashi Horii, Masahiro Fukuyama, Akira Mizukami
-
Patent number: 5440511Abstract: A semiconductor memory device has a first control signal is externally input to an input buffer circuit. A second control signal output from the input buffer circuit is input to an internal circuit. The internal circuit comprises a memory cell array having a number of memory cells and peripheral circuits for writing and reading cell information in and from the memory cells, and the writing and reading operations are executed based on the second control signal. Read data output from the internal circuit is input to an output buffer, which outputs the read data as output data. Power from a common power supply is supplied to the input buffer circuit and the output buffer. A noise-remove signal generator, which is connected to the input buffer circuit, functions based on either one of the first control signal and the second control signal to generate a noise remove signal in synchronism with an output timing of the output data.Type: GrantFiled: March 18, 1994Date of Patent: August 8, 1995Assignee: Fujitsu LimitedInventors: Hiroshi Yamamoto, Kiyonori Ogura, Takashi Horii
-
Patent number: 4912748Abstract: A personal body detecting device makes it possible to determine the presence and absence of a personal body in a detecting zone by sensing infrared rays in the zone with a plurality of infrared ray detecting elements, detecting at a discriminating means a peak level and output time in connection with respective outputs of the infrared ray detecting elements, and comparing them with each other. The personal body having reached the detecting zone in any direction thereto can be reliably detected, and a highly reliable detecting operation can be realized.Type: GrantFiled: September 23, 1988Date of Patent: March 27, 1990Assignee: Matsushita Electric Works, Ltd.Inventors: Takashi Horii, Hiroshi Matsuda, Hidekazu Himezawa, Shinji Kirihata, Tsunehiko Araki
-
Patent number: 4849737Abstract: A person-number detecting system which comprises a detector for detecting infrared rays emitted from persons' bodies to generate an output signal while a scanning optical means circularly scans a visual field of the infrared ray detector, a means for amplifying the output signal of the detector, a means for converting it to a signal necessary for detection of the number of persons located within the field, a means for discriminating the number of persons on the basis of the converted signal, and a means for outputting person number information. The system can be made simple and inexpensive, while realizing a highly precise detection of the number of persons in a wide detection zone.Type: GrantFiled: November 19, 1987Date of Patent: July 18, 1989Assignee: Matsushita Electric Works, Ltd.Inventors: Shinji Kirihata, Tsunehiko Araki, Yuuki Yorifuji, Takashi Horii, Hiroshi Matsuda, Hidekazu Himezawa
-
Patent number: 4819209Abstract: A semiconductor memory device includes: a memory cell array constituted of a plurality of memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which the transfer gates are inserted; a row decoder connected to word lines of the memory cell array. The row decoder is adapted to be divided selectively in two parts; and two sets of row/column addresses are supplied to the column decoders and the row decoder. Therefore, simultaneous separate accesses to the memory cell array are carried out by the two sets of row/column addresses.Type: GrantFiled: June 19, 1987Date of Patent: April 4, 1989Assignee: Fujitsu LimitedInventors: Yoshihiro Takemae, Takashi Horii