Patents by Inventor Terry M. Grunzke
Terry M. Grunzke has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230205628Abstract: Devices and techniques to recover data from a memory device are disclosed, including recovering data corresponding to a detected error in data stored on a memory array corresponding to a memory operation using one of a set of read offset values and loading the one of the set of read offset values used to recover data corresponding to the detected error in a temporary storage of the memory array as a custom read offset value for a subsequent memory operation. The temporary storage of the memory array can include a scratch space of the memory array separate from read retry offset registers of the memory device.Type: ApplicationFiled: February 17, 2023Publication date: June 29, 2023Inventors: Rahul Mitchell Jairaj, Mark A. Hawes, Terry M. Grunzke
-
Patent number: 11650653Abstract: Disclosed are examples of apparatuses including memory devices and systems comprising memories sharing a common enable signal, wherein the memories may be put into different power modes. Example methods for setting the different power modes of the memories are disclosed. In some examples, different power modes may be set by issuing memory group-level commands, memory-level commands, or combinations thereof.Type: GrantFiled: August 23, 2021Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventors: Terry M. Grunzke, Ryan G. Fisher
-
Patent number: 11586498Abstract: Devices and techniques to recover data from a memory device using a custom Read Retry feature are disclosed herein. A memory device can receive a first read request, read data from the memory array corresponding to the read request, and determine if the read data corresponding to the first read request includes a detectable error. In response to a detected error in the received data corresponding to the first read request, the memory device can recover data corresponding to the first read request using one of a set of read retry features, and load the one of the set of read retry features used to recover data corresponding to the first read request as a custom read retry feature in the memory device for a second read request subsequent to the first read request.Type: GrantFiled: January 10, 2019Date of Patent: February 21, 2023Assignee: Micron Technology, Inc.Inventors: Rahul Mitchell Jairaj, Mark A. Hawes, Terry M. Grunzke
-
Patent number: 11556251Abstract: The present disclosure relates to apparatuses and methods to control memory operations on buffers. An example apparatus includes a memory device and a host. The memory device includes a buffer and an array of memory cells, and the buffer includes a plurality of caches. The host includes a system controller, and the system controller is configured to control performance of a memory operation on data in the buffer. The memory operation is associated with data movement among the plurality of caches.Type: GrantFiled: February 26, 2021Date of Patent: January 17, 2023Assignee: Micron Technology, Inc.Inventors: Ali Mohammadzadeh, Jung Sheng Hoei, Dheeraj Srinivasan, Terry M. Grunzke
-
Patent number: 11416154Abstract: The present disclosure relates to partially written block treatment. An example method comprises maintaining, internal to a memory device, a status of a last written page corresponding to a partially written block. Responsive to receiving, from a controller, a read request to a page of the partially written block, the example method can include determining, from page map information maintained internal to the memory device and from the status of the last written page, which of a number of different read trim sets to use to read the page of the partially written block corresponding to the read request.Type: GrantFiled: December 16, 2020Date of Patent: August 16, 2022Assignee: Micron Technology, Inc.Inventors: Sivagnanam Parthasarathy, Terry M. Grunzke, Lucia Botticchio, Walter Di Francesco, Vamshi K. Indavarapu, Gianfranco Valeri, Renato C. Padilla, Ali Mohammadzadeh, Jung Sheng Hoei, Luca De Santis
-
Publication number: 20220197365Abstract: Disclosed are examples of apparatuses including memory devices and systems comprising memories sharing a common enable signal, wherein the memories may be put into different power modes. Example methods for setting the different power modes of the memories are disclosed. In some examples, different power modes may be set by issuing memory group-level commands, memory-level commands, or combinations thereof.Type: ApplicationFiled: August 23, 2021Publication date: June 23, 2022Applicant: MICRON TECHNOLOGY, INC.Inventors: Terry M. Grunzke, Ryan G. Fisher
-
Publication number: 20220113868Abstract: A computing apparatus in an implementation comprises a memory device and a controller. The memory device comprises banks of cells arranged in rows and columns and is configured to maintain a row-level activation count on a per-row basis. The controller is operatively coupled with the memory device and is configured to maintain a bank-level activation count on a per-bank basis. The controller initiates a refresh operation for at least a given row in the memory device when at least both the bank-level activation count for a given bank satisfies a bank-level condition, and the row-level activation count for the given row satisfies a row-level condition.Type: ApplicationFiled: October 9, 2020Publication date: April 14, 2022Inventors: Tim COWLES, Terry M. GRUNZKE, Brett Kenneth DODDS, Todd Alan MERRITT, Gary Lee VAN ACKERN
-
Patent number: 11264099Abstract: An example apparatus includes a controller and a memory device. The memory device is configured to maintain, internal to the memory device, a status of a number of open blocks in the memory device. The status can include a programming operation being initiated in the respective number of open blocks. Responsive to receipt of, from the controller, a request to direct initiation of the programming operation to a word line, determine a group of memory cells associated with the word line that programs first relative to other groups of memory cells associated with the word line and maintain, included in the status of an open block, a voltage at which the group of memory cells is the first group to program.Type: GrantFiled: November 5, 2020Date of Patent: March 1, 2022Assignee: Micron Technology, Inc.Inventors: Dheeraj Srinivasan, Jeffrey M. Tsai, Ali Mohammadzadeh, Terry M. Grunzke
-
Patent number: 11107549Abstract: A volatile memory device is configured to self-document by identifying its own bad or at-risk excludable memory locations in a nonvolatile identification embedded in itself, without using additional board real estate. The identification of bad or at-risk memory is readable by firmware outside the device. The device includes volatile memory cells that have respective failure susceptibility values, some of which indicate bad or at-risk memory cells. The memory device also includes read logic and write logic, and may include refresh logic. The identification may be embedded in the device by blowing fuses in an adaptation of self-repair activity, or by writing identification data into a serial presence detect logic, for example. The configured memory device may efficiently, persistently, and reliably provide detailed memory test results regarding itself, thereby allowing customers to accept and safely use memory that would otherwise have been discarded to prevent software crashes.Type: GrantFiled: December 16, 2019Date of Patent: August 31, 2021Assignee: Microsoft Technology Licensing, LLCInventors: Timothy B. Cowles, Terry M. Grunzke
-
Patent number: 11099626Abstract: Disclosed are examples of apparatuses including memory devices and systems comprising memories sharing a common enable signal, wherein the memories may be put into different power modes. Example methods for setting the different power modes of the memories are disclosed. In some examples, different power modes may be set by issuing memory group-level commands, memory-level commands, or combinations thereof.Type: GrantFiled: March 19, 2019Date of Patent: August 24, 2021Assignee: Micron Technology, Inc.Inventors: Terry M. Grunzke, Ryan G. Fisher
-
Publication number: 20210181955Abstract: The present disclosure relates to apparatuses and methods to control memory operations on buffers. An example apparatus includes a memory device and a host. The memory device includes a buffer and an array of memory cells, and the buffer includes a plurality of caches. The host includes a system controller, and the system controller is configured to control performance of a memory operation on data in the buffer. The memory operation is associated with data movement among the plurality of caches.Type: ApplicationFiled: February 26, 2021Publication date: June 17, 2021Inventors: Ali Mohammadzadeh, Jung Sheng Hoei, Dheeraj Srinivasan, Terry M. Grunzke
-
Publication number: 20210183463Abstract: A volatile memory device is configured to self-document by identifying its own bad or at-risk excludable memory locations in a nonvolatile identification embedded in itself, without using additional board real estate. The identification of bad or at-risk memory is readable by firmware outside the device. The device includes volatile memory cells that have respective failure susceptibility values, some of which indicate bad or at-risk memory cells. The memory device also includes read logic and write logic, and may include refresh logic. The identification may be embedded in the device by blowing fuses in an adaptation of self-repair activity, or by writing identification data into a serial presence detect logic, for example. The configured memory device may efficiently, persistently, and reliably provide detailed memory test results regarding itself, thereby allowing customers to accept and safely use memory that would otherwise have been discarded to prevent software crashes.Type: ApplicationFiled: December 16, 2019Publication date: June 17, 2021Inventors: Timothy B. COWLES, Terry M. GRUNZKE
-
Publication number: 20210103389Abstract: The present disclosure relates to partially written block treatment. An example method comprises maintaining, internal to a memory device, a status of a last written page corresponding to a partially written block. Responsive to receiving, from a controller, a read request to a page of the partially written block, the example method can include determining, from page map information maintained internal to the memory device and from the status of the last written page, which of a number of different read trim sets to use to read the page of the partially written block corresponding to the read request.Type: ApplicationFiled: December 16, 2020Publication date: April 8, 2021Inventors: Sivagnanam Parthasarathy, Terry M. Grunzke, Lucia Botticchio, Walter Di Francesco, Vamshi K. Indavarapu, Gianfranco Valeri, Renato C. Padilla, Ali Mohammadzadeh, Jung Sheng Hoei, Luca De Santis
-
Patent number: 10936210Abstract: The present disclosure relates to apparatuses and methods to control memory operations on buffers. An example apparatus includes a memory device and a host. The memory device includes a buffer and an array of memory cells, and the buffer includes a plurality of caches. The host includes a system controller, and the system controller is configured to control performance of a memory operation on data in the buffer. The memory operation is associated with data movement among the plurality of caches.Type: GrantFiled: July 9, 2019Date of Patent: March 2, 2021Assignee: Micron Technology, Inc.Inventors: Ali Mohammadzadeh, Jung Sheng Hoei, Dheeraj Srinivasan, Terry M. Grunzke
-
Publication number: 20210057031Abstract: The present disclosure relates to apparatuses and methods for an automated dynamic word line start voltage. An example apparatus includes a controller and a memory device. The memory device is configured to maintain, internal to the memory device, a status of a number of open blocks in the memory device. The status can include a programming operation being initiated in the respective number of open blocks. Responsive to receipt of, from the controller, a request to direct initiation of the programming operation to a word line, determine a group of memory cells associated with the word line that programs first relative to other groups of memory cells associated with the word line and maintain, included in the status of an open block, a voltage at which the group of memory cells is the first group to program.Type: ApplicationFiled: November 5, 2020Publication date: February 25, 2021Inventors: Dheeraj Srinivasan, Jeffrey M. Tsai, Ali Mohammadzadeh, Terry M. Grunzke
-
Patent number: 10877679Abstract: The present disclosure relates to partially written block treatment. An example method comprises maintaining, internal to a memory device, a status of a last written page corresponding to a partially written block. Responsive to receiving, from a controller, a read request to a page of the partially written block, the example method can include determining, from page map information maintained internal to the memory device and from the status of the last written page, which of a number of different read trim sets to use to read the page of the partially written block corresponding to the read request.Type: GrantFiled: May 31, 2019Date of Patent: December 29, 2020Assignee: Micron Technology, Inc.Inventors: Sivagnanam Parthasarathy, Terry M. Grunzke, Lucia Botticchio, Walter Di Francesco, Vamshi K. Indavarapu, Gianfranco Valeri, Renato C. Padilla, Ali Mohammadzadeh, Jung Sheng Hoei, Luca De Santis
-
Publication number: 20200371876Abstract: Devices and techniques to recover data from a memory device using a custom Read Retry feature are disclosed herein. A memory device can receive a first read request, read data from the memory array corresponding to the read request, and determine if the read data corresponding to the first read request includes a detectable error. In response to a detected error in the received data corresponding to the first read request, the memory device can recover data corresponding to the first read request using one of a set of read retry features, and load the one of the set of read retry features used to recover data corresponding to the first read request as a custom read retry feature in the memory device for a second read request subsequent to the first read request.Type: ApplicationFiled: January 10, 2019Publication date: November 26, 2020Inventors: Rahul Mitchell Jairaj, Mark A. Hawes, Terry m. Grunzke
-
Patent number: 10832779Abstract: Apparatuses and methods for an automated dynamic word line start voltage. An example apparatus includes a controller and a memory device. The memory device is configured to maintain, internal to the memory device, a status of a number of open blocks in the memory device. The status can include a programming operation being initiated in the respective number of open blocks. Responsive to receipt of, from the controller, a request to direct initiation of the programming operation to a word line, determine a group of memory cells associated with the word line that programs first relative to other groups of memory cells associated with the word line and maintain, included in the status of an open block, a voltage at which the group of memory cells is the first group to program.Type: GrantFiled: August 2, 2019Date of Patent: November 10, 2020Assignee: Micron Technology, Inc.Inventors: Dheeraj Srinivasan, Jeffrey M. Tsai, Ali Mohammadzadeh, Terry M. Grunzke
-
Publication number: 20190355422Abstract: The present disclosure relates to apparatuses and methods for an automated dynamic word line start voltage. An example apparatus includes a controller and a memory device. The memory device is configured to maintain, internal to the memory device, a status of a number of open blocks in the memory device. The status can include a programming operation being initiated in the respective number of open blocks. Responsive to receipt of, from the controller, a request to direct initiation of the programming operation to a word line, determine a group of memory cells associated with the word line that programs first relative to other groups of memory cells associated with the word line and maintain, included in the status of an open block, a voltage at which the group of memory cells is the first group to program.Type: ApplicationFiled: August 2, 2019Publication date: November 21, 2019Inventors: Dheeraj Srinivasan, Jeffrey M. Tsai, Ali Mohammadzadeh, Terry M. Grunzke
-
Publication number: 20190332284Abstract: The present disclosure relates to apparatuses and methods to control memory operations on buffers. An example apparatus includes a memory device and a host. The memory device includes a buffer and an array of memory cells, and the buffer includes a plurality of caches. The host includes a system controller, and the system controller is configured to control performance of a memory operation on data in the buffer. The memory operation is associated with data movement among the plurality of caches.Type: ApplicationFiled: July 9, 2019Publication date: October 31, 2019Inventors: Ali Mohammadzadeh, Jung Sheng Hoei, Dheeraj Srinivasan, Terry M. Grunzke