Patents by Inventor Tomoaki Atsumi
Tomoaki Atsumi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240144879Abstract: Provided is a highly reliable semiconductor device. The present invention relates to a shift register circuit including a plurality of stages of sequential circuits. An output signal of a sequential circuit is input to a sequential circuit in the subsequent stage. Before a sequential circuit outputs a signal and after the sequential circuit outputs the signal, the potential of a gate of a transistor included in the sequential circuit is changed in accordance with a clock signal so as to avoid voltage stress application between the gate and a source of the transistor for a long time. The shift register circuit can be applied to a scan line driver circuit of a display apparatus, for example.Type: ApplicationFiled: February 22, 2022Publication date: May 2, 2024Inventors: Satoshi YOSHIMOTO, Susumu KAWASHIMA, Kazunori WATANABE, Tomoaki ATSUMI, Koji KUSUNOKI
-
Patent number: 11972790Abstract: The semiconductor device includes a first memory cell, and a second memory cell thereover. The first memory cell includes first and second transistors, and a first capacitor. The second memory cell includes third and fourth transistors, and a second capacitor. A gate of the first transistor is electrically connected to one of a source and a drain of the second transistor and the first capacitor. A gate of the third transistor is electrically connected to one of a source and a drain of the fourth transistor and the second capacitor. One of a source and a drain of the first transistor is electrically connected to one of a source and a drain of the third transistor. The second and fourth transistors include an oxide semiconductor. A channel length direction of the first and third transistors is substantially perpendicular to a channel length direction of the second and fourth transistors.Type: GrantFiled: May 27, 2022Date of Patent: April 30, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tomoaki Atsumi, Junpei Sugao
-
Publication number: 20240138169Abstract: A semiconductor device having a light sensing function and including a high-resolution display portion is provided. The semiconductor device includes a plurality of pixels, and the pixels each include first and second light-receiving devices, first to fifth transistors, a capacitor, and a first wiring. One electrode of the first light-receiving device is electrically connected to the first wiring, and the other electrode is electrically connected to one of a source and a drain of the first transistor. One electrode of the second light-receiving device is electrically connected to the first wiring, and the other electrode is electrically connected to one of a source and a drain of the second transistor. The other of the source and the drain of the second transistor is electrically connected to the other of the source and the drain of the first transistor.Type: ApplicationFiled: February 14, 2022Publication date: April 25, 2024Inventors: Koji KUSUNOKI, Kazunori WATANABE, Tomoaki ATSUMI, Satoshi YOSHIMOTO
-
Patent number: 11961916Abstract: A novel memory device is provided. The memory device includes a plurality of first wirings extending in a first direction, a plurality of memory element groups, and an oxide layer extending along a side surface of the first wiring. Each of the memory element groups includes a plurality of memory elements. Each of the memory elements includes a first transistor and a capacitor. A gate electrode of the first transistor is electrically connected to the first wiring. The oxide layer includes a region in contact with a semiconductor layer of the first transistor. A second transistor is provided between the adjacent memory element groups. A high power supply potential is supplied to one or both of a source electrode and a drain electrode of the second transistor.Type: GrantFiled: July 29, 2019Date of Patent: April 16, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tatsuya Onuki, Kiyoshi Kato, Tomoaki Atsumi, Shunpei Yamazaki
-
Patent number: 11963343Abstract: A semiconductor device capable of obtaining the threshold voltage of a transistor is provided. The semiconductor device includes a first transistor, a first capacitor, a first output terminal, a first switch, and a second switch. A gate and a source of the first transistor are electrically connected to each other. A first terminal of the first capacitor is electrically connected to the source. A second terminal and the first output terminal of the first capacitor are electrically connected to a back gate of the first transistor. The first switch controls input of a first voltage to the back gate. A second voltage is input to a drain of the first transistor. The second switch controls input of a third voltage to the source.Type: GrantFiled: August 22, 2022Date of Patent: April 16, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hitoshi Kunitake, Ryunosuke Honda, Tomoaki Atsumi
-
Patent number: 11963360Abstract: A highly integrated semiconductor device is provided. The semiconductor device includes a substrate, a prism-like insulator, a memory cell string including a plurality of transistors connected in series. The prism-like insulator is provided over the substrate. The memory cell string is provided on the side surface of the prism-like insulator. The plurality of transistors each include a gate insulator and a gate electrode. The gate insulator includes a first insulator, a second insulator, and a charge accumulation layer. The charge accumulation layer is positioned between the first insulator and the second insulator.Type: GrantFiled: April 21, 2021Date of Patent: April 16, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Tomoaki Atsumi, Yuta Endo
-
Publication number: 20240088162Abstract: A novel semiconductor device formed with single-polarity circuits using OS transistors is provided. Thus, connection between different layers in a memory circuit is unnecessary. This can reduce the number of connection portions and improve the flexibility of circuit layout and the reliability of the OS transistors. In particular, many memory cells are provided; thus, the memory cells are formed with single-polarity circuits, whereby the number of connection portions can be significantly reduced. Further, by providing a driver circuit in the same layer as the cell array, many wirings for connecting the driver circuit and the cell array can be prevented from being provided between layers, and the number of connection portions can be further reduced. An interposer provided with a plurality of integrated circuits can function as one electronic component.Type: ApplicationFiled: November 27, 2023Publication date: March 14, 2024Inventors: Shunpei YAMAZAKI, Kiyoshi KATO, Tomoaki ATSUMI
-
Publication number: 20240049543Abstract: A high-resolution display device with reduced display unevenness is provided. In the display device, a plurality of pixels are included over a substrate; each of the plurality of pixels includes a transistor and a light-emitting element; the light-emitting element includes a first electrode, an EL layer over the first electrode, and a second electrode over the EL layer; the first electrode is electrically connected to the transistor; in the plurality of pixels, the first electrodes in adjacent pixels are separated by an insulating layer; the second electrode includes a conductive material having light-transmitting property with respect to visible light; the second electrode of each of the plurality of pixels is shared; and light is emitted from the second electrode side. A wiring is included; in a plane view with respect to the substrate, the wiring is placed in a region where the EL layer is not placed; and the second electrode is placed over and in contact with the wiring.Type: ApplicationFiled: December 14, 2021Publication date: February 8, 2024Inventors: Koji KUSUNOKI, Kazunori WATANABE, Satoshi YOSHIMOTO, Tomoaki ATSUMI, Daisuke KUBOTA, Naoto KUSUMOTO
-
Publication number: 20230385770Abstract: Provided is a project management apparatus including: a first acquisition unit configured to acquire an on-site image obtained by photographing a construction site in which an installation object is to be constructed; a second acquisition unit configured to acquire engineering model data on each of a plurality of components forming the installation object; a display control unit configured to display, on a display apparatus, a composite image obtained by superimposing the engineering model data on the on-site image; and a reception unit configured to receive an operation of a user, wherein the display control unit is configured to display, based on the operation performed on the composite image by the user, a display screen for causing the user to input information relating to progress of a work unit containing a work of a component corresponding to the engineering model data selected by the user, on the display apparatus.Type: ApplicationFiled: October 28, 2020Publication date: November 30, 2023Applicant: JGC CORPORATIONInventors: Hisayasu KAJI, Tomoaki ATSUMI, Taiga TAKASU, Aran SESHITA, Wataru MAKINO, Hiroki TAKAHASHI, Shinji ISHIDA, Kuniharu NISHIHARA, Midori SHIMIZU
-
Publication number: 20230371286Abstract: [Problem] To provide a semiconductor device suitable for miniaturization. To provide a highly reliable semiconductor device. To provide a semiconductor device with improved operating speed. [Solving Means] A semiconductor device including a memory cell including first to cth (c is a natural number of 2 or more) sub memory cells, wherein: the jth sub memory cell includes a first transistor, a second transistor, and a capacitor; a first semiconductor layer included in the first transistor and a second semiconductor layer included in the second transistor include an oxide semiconductor; one of terminals of the capacitor is electrically connected to a gate electrode included in the second transistor; the gate electrode included in the second transistor is electrically connected to one of a source electrode and a drain electrode which are included in the first transistor; and when j?2, the jth sub memory cell is arranged over the j?1th sub memory cell.Type: ApplicationFiled: July 24, 2023Publication date: November 16, 2023Inventors: Tomoaki ATSUMI, Shuhei NAGATSUKA, Tamae MORIWAKA, Yuta ENDO
-
Publication number: 20230369344Abstract: A semiconductor device including a first transistor, a second transistor, and an insulating layer is provided. The first transistor includes a first semiconductor layer and a first conductive layer. The second transistor includes a second semiconductor layer and a second conductive layer. The insulating layer includes a first side surface over the first conductive layer and a second side surface over the second conductive layer. A gate insulating layer includes a portion facing the first side surface with the first semiconductor layer therebetween and a portion facing the second side surface with the second semiconductor layer therebetween. A gate electrode includes a portion facing the first side surface with the gate insulating layer and the first semiconductor layer therebetween and a portion facing the second side surface with the gate insulating layer and the second semiconductor layer therebetween. The first semiconductor layer is electrically connected to the second semiconductor layer.Type: ApplicationFiled: April 28, 2023Publication date: November 16, 2023Inventors: Koji KUSUNOKI, Susumu KAWASHIMA, Hideaki SHISHIDO, Tomoaki ATSUMI, Motoharu SAITO
-
Publication number: 20230335605Abstract: A novel semiconductor device is provided. The semiconductor device is a single-polarity semiconductor device including a vertical-channel transistor. In the vertical-channel transistor, the higher parasitic capacitance value of the gate-source parasitic capacitance and the gate-drain parasitic capacitance is used as a bootstrap capacitor, which decreases the occupied area of the semiconductor device. The use of an oxide semiconductor for a semiconductor layer of the vertical-channel transistor increases the breakdown voltage between the source and the drain, which can shorten the channel length. In addition, stable operation can be performed even in a high-temperature environment.Type: ApplicationFiled: March 31, 2023Publication date: October 19, 2023Inventors: Koji KUSUNOKI, Susumu KAWASHIMA, Hideaki SHISHIDO, Tomoaki ATSUMI, Motoharu SAITO
-
Patent number: 11751409Abstract: To provide a semiconductor device suitable for miniaturization. To provide a highly reliable semiconductor device. To provide a semiconductor device with improved operating speed. A semiconductor device including a memory cell including first to cth (c is a natural number of 2 or more) sub memory cells, wherein: the jth sub memory cell includes a first transistor, a second transistor, and a capacitor; a first semiconductor layer included in the first transistor and a second semiconductor layer included in the second transistor include an oxide semiconductor; one of terminals of the capacitor is electrically connected to a gate electrode included in the second transistor; the gate electrode included in the second transistor is electrically connected to one of a source electrode and a drain electrode which are included in the first transistor; and when j?2, the jth sub memory cell is arranged over the j-lth sub memory cell.Type: GrantFiled: September 3, 2021Date of Patent: September 5, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tomoaki Atsumi, Shuhei Nagatsuka, Tamae Moriwaka, Yuta Endo
-
Publication number: 20230260556Abstract: A semiconductor device with a high on-state current and high operating speed is provided. The semiconductor device includes a transistor and a first circuit. The transistor includes a first gate and a second gate, and the first gate and the second gate include a region where they overlap each other with a semiconductor layer therebetween. The first circuit includes a temperature sensor and a voltage control circuit. The temperature sensor has a function of obtaining temperature information and outputting the temperature information to the voltage control circuit. The voltage control circuit has a function of converting the temperature information into a control voltage. The first circuit applies the control voltage to the second gate.Type: ApplicationFiled: April 24, 2023Publication date: August 17, 2023Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Tomoaki ATSUMI, Kiyoshi KATO, Tatsuya ONUKI, Shunpei YAMAZAKI
-
Patent number: 11670344Abstract: A semiconductor device with a high on-state current and high operating speed is provided. The semiconductor device includes a transistor and a first circuit. The transistor includes a first gate and a second gate, and the first gate and the second gate include a region where they overlap each other with a semiconductor layer therebetween. The first circuit includes a temperature sensor and a voltage control circuit. The temperature sensor has a function of obtaining temperature information and outputting the temperature information to the voltage control circuit. The voltage control circuit has a function of converting the temperature information into a control voltage. The first circuit applies the control voltage to the second gate.Type: GrantFiled: December 2, 2021Date of Patent: June 6, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tomoaki Atsumi, Kiyoshi Kato, Tatsuya Onuki, Shunpei Yamazaki
-
Publication number: 20230127474Abstract: A semiconductor device capable of obtaining the threshold voltage of a transistor is provided. The semiconductor device includes a first transistor, a first capacitor, a first output terminal, a first switch, and a second switch. A gate and a source of the first transistor are electrically connected to each other. A first terminal of the first capacitor is electrically connected to the source. A second terminal and the first output terminal of the first capacitor are electrically connected to a back gate of the first transistor. The first switch controls input of a first voltage to the back gate. A second voltage is input to a drain of the first transistor. The second switch controls input of a third voltage to the source.Type: ApplicationFiled: August 22, 2022Publication date: April 27, 2023Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Hitoshi KUNITAKE, Ryunosuke HONDA, Tomoaki ATSUMI
-
Patent number: 11568944Abstract: A semiconductor device that writes data to, instead of a defective memory cell, another memory cell is provided. The semiconductor device includes a first circuit and a second circuit over the first circuit; the first circuit corresponds to a memory portion and includes a memory cell and a redundant memory cell; a second circuit corresponds to a control portion and includes a third circuit and a fourth circuit. The memory cell is electrically connected to the third circuit, the redundant memory cell is electrically connected to the third circuit, and the third circuit is electrically connected to the fourth circuit.Type: GrantFiled: October 29, 2019Date of Patent: January 31, 2023Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Tatsuya Onuki, Takanori Matsuzaki, Tomoaki Atsumi, Shunpei Yamazaki
-
Patent number: 11462538Abstract: A novel semiconductor device is provided. A back gate voltage of a transistor including a gate and a back gate is adjusted based on the operating temperature. The operating temperature is acquired by a temperature detector circuit. The temperature detection circuit outputs the temperature information as a digital signal. The digital signal is input to a voltage control circuit. The voltage control circuit outputs a first voltage corresponding to the digital signal. The back gate voltage is determined by a voltage in which a first voltage is added to a reference voltage.Type: GrantFiled: November 30, 2018Date of Patent: October 4, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tatsuya Onuki, Takanori Matsuzaki, Tomoaki Atsumi, Takahiko Ishizu
-
Publication number: 20220293164Abstract: The semiconductor device includes a first memory cell, and a second memory cell thereover. The first memory cell includes first and second transistors, and a first capacitor. The second memory cell includes third and fourth transistors, and a second capacitor. A gate of the first transistor is electrically connected to one of a source and a drain of the second transistor and the first capacitor. A gate of the third transistor is electrically connected to one of a source and a drain of the fourth transistor and the second capacitor. One of a source and a drain of the first transistor is electrically connected to one of a source and a drain of the third transistor. The second and fourth transistors include an oxide semiconductor. A channel length direction of the first and third transistors is substantially perpendicular to a channel length direction of the second and fourth transistors.Type: ApplicationFiled: May 27, 2022Publication date: September 15, 2022Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tomoaki Atsumi, Junpei SUGAO
-
Patent number: 11430791Abstract: A semiconductor device capable of obtaining the threshold voltage of a transistor is provided. The semiconductor device includes a first transistor, a first capacitor, a first output terminal, a first switch, and a second switch. A gate and a source of the first transistor are electrically connected to each other. A first terminal of the first capacitor is electrically connected to the source. A second terminal and the first output terminal of the first capacitor are electrically connected to a back gate of the first transistor. The first switch controls input of a first voltage to the back gate. A second voltage is input to a drain of the first transistor. The second switch controls input of a third voltage to the source.Type: GrantFiled: January 11, 2019Date of Patent: August 30, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hitoshi Kunitake, Ryunosuke Honda, Tomoaki Atsumi