Patents by Inventor Vikas Lakhanpal
Vikas Lakhanpal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11955879Abstract: In described examples, a controller includes a converter. The converter generates a first signal responsive to an input signal. A summing block is coupled to the converter. The summing block receives the first signal and generates a second signal. A limiter is coupled to the summing block and generates a third signal responsive to the second signal and a code signal. A logic block generates a target signal responsive to the third signal. The third signal transitions to an intermediate level at a first slew rate and the third signal transitions from the intermediate level to the target signal at a second slew rate.Type: GrantFiled: December 30, 2020Date of Patent: April 9, 2024Assignee: Texas Instruments IncorporatedInventors: Venkatesh Wadeyar, Vikas Lakhanpal, Preetam Charan Anand Tadeparthy
-
Publication number: 20240039402Abstract: In some examples, a circuit includes a state machine. The state machine is configured to operate in a first state in which the state machine gates a pulse width modulation (PWM) signal provided for control of a power converter according to a first signal provided by a voltage control loop. The state machine is configured to operate in a second state in which the state machine gates the PWM signal according to a second signal provided by a current limit comparator. The state machine is configured to transition from the first state to the second state responsive to the second signal being asserted after the first signal is asserted in a switching cycle of the power converter. The state machine is configured to transition from the current state to the first state responsive to the first signal being asserted after the second signal in a switching cycle of the power converter.Type: ApplicationFiled: October 3, 2023Publication date: February 1, 2024Inventors: Naman Bafna, Muthusubramanian Venkateswaran, Mayank Jain, Vikram Gakhar, Vikas Lakhanpal, Preetam Charan Anand Tadeparthy, Pamidi Ramasiddaiah
-
Patent number: 11811314Abstract: In some examples, a circuit includes a state machine. The state machine is configured to operate in a first state in which the state machine gates a pulse width modulation (PWM) signal provided for control of a power converter according to a first signal provided by a voltage control loop. The state machine is configured to operate in a second state in which the state machine gates the PWM signal according to a second signal provided by a current limit comparator. The state machine is configured to transition from the first state to the second state responsive to the second signal being asserted after the first signal is asserted in a switching cycle of the power converter. The state machine is configured to transition from the current state to the first state responsive to the first signal being asserted after the second signal in a switching cycle of the power converter.Type: GrantFiled: December 30, 2020Date of Patent: November 7, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Naman Bafna, Muthusubramanian Venkateswaran, Mayank Jain, Vikram Gakhar, Vikas Lakhanpal, Preetam Charan Anand Tadeparthy, Pamidi Ramasiddaiah
-
Patent number: 11720159Abstract: In described examples, a voltage regulator includes a processor. A register bank is coupled to the processor. A logic block is coupled to the processor and to the register bank. The logic block receives frames. The processor programs the logic block and the register bank based on at least one of the frames.Type: GrantFiled: June 30, 2020Date of Patent: August 8, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Venkatesh Wadeyar, Vikas Lakhanpal, Preetam Charan Anand Tadeparthy
-
Patent number: 11700336Abstract: Aspects of the disclosure provide for a circuit, in some examples, including a storage element, a co-processor, and a telemetry sequencer coupled to the storage element and the co-processor. The telemetry sequencer is configured to implement a digital state machine to receive configuration information indicating a type of telemetry data for generation, retrieve operations and operands, where the operations and the operands define a sequential series of actions for execution to generate the telemetry data, drive the co-processor with the operations and the operands by passing some of the operations and some of the operands to the co-processor for processing by the co-processor, receive, from the co-processor, and store an intermediate output of the series of actions as the telemetry data in a first format, and receive, from the co-processor, and store a final output of the series of actions as the telemetry data in a second format.Type: GrantFiled: February 4, 2022Date of Patent: July 11, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Shobhit Singhal, Vikas Lakhanpal, Preetam Tadeparthy
-
Publication number: 20220209658Abstract: In some examples, a circuit includes a state machine. The state machine is configured to operate in a first state in which the state machine gates a pulse width modulation (PWM) signal provided for control of a power converter according to a first signal provided by a voltage control loop. The state machine is configured to operate in a second state in which the state machine gates the PWM signal according to a second signal provided by a current limit comparator. The state machine is configured to transition from the first state to the second state responsive to the second signal being asserted after the first signal is asserted in a switching cycle of the power converter. The state machine is configured to transition from the current state to the first state responsive to the first signal being asserted after the second signal in a switching cycle of the power converter.Type: ApplicationFiled: December 30, 2020Publication date: June 30, 2022Inventors: Naman BAFNA, Muthusubramanian VENKATESWARAN, Mayank JAIN, Vikram GAKHAR, Vikas LAKHANPAL, Preetam Charan Anand TADEPARTHY, Pamidi RAMASIDDAIAH
-
Publication number: 20220209648Abstract: In described examples, a controller includes a converter. The converter generates a first signal responsive to an input signal. A summing block is coupled to the converter. The summing block receives the first signal and generates a second signal. A limiter is coupled to the summing block and generates a third signal responsive to the second signal and a code signal. A logic block generates a target signal responsive to the third signal. The third signal transitions to an intermediate level at a first slew rate and the third signal transitions from the intermediate level to the target signal at a second slew rate.Type: ApplicationFiled: December 30, 2020Publication date: June 30, 2022Inventors: Venkatesh Wadeyar, Vikas Lakhanpal, Preetam Charan Anand Tadeparthy
-
Publication number: 20220159128Abstract: Aspects of the disclosure provide for a circuit, in some examples, including a storage element, a co-processor, and a telemetry sequencer coupled to the storage element and the co-processor. The telemetry sequencer is configured to implement a digital state machine to receive configuration information indicating a type of telemetry data for generation, retrieve operations and operands, where the operations and the operands define a sequential series of actions for execution to generate the telemetry data, drive the co-processor with the operations and the operands by passing some of the operations and some of the operands to the co-processor for processing by the co-processor, receive, from the co-processor, and store an intermediate output of the series of actions as the telemetry data in a first format, and receive, from the co-processor, and store a final output of the series of actions as the telemetry data in a second format.Type: ApplicationFiled: February 4, 2022Publication date: May 19, 2022Inventors: Shobhit Singhal, Vikas Lakhanpal, Preetam Tadeparthy
-
Patent number: 11283935Abstract: Aspects of the disclosure provide for a circuit, in some examples, including a storage element, a co-processor, and a telemetry sequencer coupled to the storage element and the co-processor. The telemetry sequencer is configured to implement a digital state machine to receive configuration information indicating a type of telemetry data for generation, retrieve operations and operands, where the operations and the operands define a sequential series of actions for execution to generate the telemetry data, drive the co-processor with the operations and the operands by passing some of the operations and some of the operands to the co-processor for processing by the co-processor, receive, from the co-processor, and store an intermediate output of the series of actions as the telemetry data in a first format, and receive, from the co-processor, and store a final output of the series of actions as the telemetry data in a second format.Type: GrantFiled: December 30, 2019Date of Patent: March 22, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Shobhit Singhal, Vikas Lakhanpal, Preetam Tadeparthy
-
Publication number: 20210203786Abstract: Aspects of the disclosure provide for a circuit, in some examples, including a storage element, a co-processor, and a telemetry sequencer coupled to the storage element and the co-processor. The telemetry sequencer is configured to implement a digital state machine to receive configuration information indicating a type of telemetry data for generation, retrieve operations and operands, where the operations and the operands define a sequential series of actions for execution to generate the telemetry data, drive the co-processor with the operations and the operands by passing some of the operations and some of the operands to the co-processor for processing by the co-processor, receive, from the co-processor, and store an intermediate output of the series of actions as the telemetry data in a first format, and receive, from the co-processor, and store a final output of the series of actions as the telemetry data in a second format.Type: ApplicationFiled: December 30, 2019Publication date: July 1, 2021Inventors: Shobhit SINGHAL, Vikas LAKHANPAL, Preetam TADEPARTHY
-
Patent number: 10996256Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.Type: GrantFiled: July 2, 2020Date of Patent: May 4, 2021Assignee: Texas Instruments IncorporatedInventors: Sudeep Banerji, Dattatreya Baragur Suryanarayana, Vikram Gakhar, Preetam Tadeparthy, Vikas Lakhanpal, Muthusubramanian Venkateswaran, Vishnuvardhan Reddy J
-
Publication number: 20210004072Abstract: In described examples, a voltage regulator includes a processor. A register bank is coupled to the processor. A logic block is coupled to the processor and to the register bank. The logic block receives frames. The processor programs the logic block and the register bank based on at least one of the frames.Type: ApplicationFiled: June 30, 2020Publication date: January 7, 2021Inventors: Venkatesh Wadeyar, Vikas Lakhanpal, Preetam Charan Anand Tadeparthy
-
Publication number: 20200333390Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.Type: ApplicationFiled: July 2, 2020Publication date: October 22, 2020Inventors: Sudeep Banerji, Dattatreya Baragur Suryanarayana, Vikram Gakhar, Preetam Tadeparthy, Vikas Lakhanpal, Muthusubramanian Venkateswaran, Vishnuvardhan Reddy J
-
Patent number: 10746778Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.Type: GrantFiled: May 29, 2019Date of Patent: August 18, 2020Assignee: Texas Instruments IncorporatedInventors: Sudeep Banerji, Dattatreya Baragur Suryanarayana, Vikram Gakhar, Preetam Tadeparthy, Vikas Lakhanpal, Muthusubramanian Venkateswaran, Vishnuvardhan Reddy J
-
Patent number: 10551859Abstract: In a described example, a method includes using a power supply, supplying an output voltage that varies in response to a reference voltage; detecting a voltage ramp in an input reference voltage; generating an offset voltage waveform; adding the offset voltage waveform to the input reference voltage to generate a second reference voltage; and using the second reference voltage, operating the power supply to supply the output voltage.Type: GrantFiled: May 16, 2017Date of Patent: February 4, 2020Assignee: Texas Instruments IncorporatedInventors: Vikram Gakhar, Preetam Tadeparthy, Dattatreya Baragur Suryanarayana, Muthusubramanian Venkateswaran, Vikas Lakhanpal
-
Publication number: 20190277897Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.Type: ApplicationFiled: May 29, 2019Publication date: September 12, 2019Inventors: Sudeep Banerji, Dattatreya Baragur Suryanarayana, Vikram Gakhar, Preetam Tadeparthy, Vikas Lakhanpal, Muthusubramanian Venkateswaran, Vishnuvardhan Reddy J
-
Patent number: 10345353Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.Type: GrantFiled: November 13, 2017Date of Patent: July 9, 2019Assignee: Texas Instruments IncorporatedInventors: Sudeep Banerji, Dattatreya Baragur Suryanarayana, Vikram Gakhar, Preetam Tadeparthy, Vikas Lakhanpal, Muthusubramanian Venkateswaran, Vishnuvardhan Reddy J
-
Publication number: 20190146020Abstract: A current detection system includes an inductor and a detection circuit coupled across the inductor. The inductor is configured to receive an input signal that includes an input current and generate a voltage across the inductor. The current detection circuit includes a sensing network and a transconductance amplifier. The sensing network includes a capacitor and is configured to monitor a voltage across the inductor. The transconductance amplifier is configured to receive a differential voltage indicative of a voltage drop across the capacitor and output a differential output current proportional to the differential voltage.Type: ApplicationFiled: November 13, 2017Publication date: May 16, 2019Inventors: Sudeep BANERJI, Dattatreya Baragur SURYANARAYANA, Vikram GAKHAR, Preetam TADEPARTHY, Vikas LAKHANPAL, Muthusubramanian VENKATESWARAN, Vishnuvardhan Reddy J.
-
Publication number: 20170336818Abstract: In a described example, a method includes using a power supply, supplying an output voltage that varies in response to a reference voltage; detecting a voltage ramp in an input reference voltage; generating an offset voltage waveform; adding the offset voltage waveform to the input reference voltage to generate a second reference voltage; and using the second reference voltage, operating the power supply to supply the output voltage.Type: ApplicationFiled: May 16, 2017Publication date: November 23, 2017Inventors: Vikram Gakhar, Preetam Tadeparthy, Dattatreya Baragur Suryanarayana, Muthusubramanian Venkateswaran, Vikas Lakhanpal
-
Patent number: 8942333Abstract: Apparatuses and methods for phase aligning at least two clocks used by respective first and second circuitry systems, such as a memory controller and a DDR PHY interface in a system on a chip system. A first circuit samples a phase of a first clock used by the first circuitry system, and then a delay circuit selectively delays a second clock used by the second circuitry system and sets a delayed timing of the second clock. To economize resources and reduce chip area, a logic circuit receives the sampled phase of the first clock, determines which delayed timing matches timing of the sampled phase, and sets the delay circuit to a fixed delayed timing corresponding to the delayed timing that matches the sampled phase. Thus, phase alignment of the two clocks is achieved with fewer resources.Type: GrantFiled: November 12, 2012Date of Patent: January 27, 2015Assignee: Texas Instruments IncorporatedInventors: Arvind Kumar, Shobhit Singhal, Vikas Lakhanpal, Kalpesh Amrutlal Shah