Patents by Inventor Wayne I. Kinney
Wayne I. Kinney has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9356229Abstract: Memory cells are disclosed. Magnetic regions within the memory cells include an alternating structure of magnetic sub-regions and coupler sub-regions. The coupler material of the coupler sub-regions antiferromagnetically couples neighboring magnetic sub-regions and effects or encourages a vertical magnetic orientation exhibited by the neighboring magnetic sub-regions. Neighboring magnetic sub-regions, spaced from one another by a coupler sub-region, exhibit oppositely-directed magnetic orientations. The magnetic and coupler sub-regions may each be of a thickness tailored to form the magnetic region in a compact structure. Interference between magnetic dipole fields emitted from the magnetic region on switching of a free region in the memory cell may be reduced or eliminated. Also disclosed are semiconductor device structures, spin torque transfer magnetic random access memory (STT-MRAM) systems, and methods of fabrication.Type: GrantFiled: June 2, 2015Date of Patent: May 31, 2016Assignee: Micron Technology, Inc.Inventors: Wayne I. Kinney, Witold Kula, Stephen J. Kramer
-
Publication number: 20150263269Abstract: Memory cells are disclosed. Magnetic regions within the memory cells include an alternating structure of magnetic sub-regions and coupler sub-regions. The coupler material of the coupler sub-regions antiferromagnetically couples neighboring magnetic sub-regions and effects or encourages a vertical magnetic orientation exhibited by the neighboring magnetic sub-regions. Neighboring magnetic sub-regions, spaced from one another by a coupler sub-region, exhibit oppositely-directed magnetic orientations. The magnetic and coupler sub-regions may each be of a thickness tailored to form the magnetic region in a compact structure. Interference between magnetic dipole fields emitted from the magnetic region on switching of a free region in the memory cell may be reduced or eliminated. Also disclosed are semiconductor device structures, spin torque transfer magnetic random access memory (STT-MRAM) systems, and methods of fabrication.Type: ApplicationFiled: June 2, 2015Publication date: September 17, 2015Inventors: Wayne I. Kinney, Witold Kula, Stephen J. Kramer
-
Publication number: 20150214472Abstract: Memory cells including cell cores having free regions are disclosed. The free regions exhibit a strain that affects a magnetization orientation within the cell core. A stressor structure may exert a stress upon at least a portion of the cell core to effect the strain state of the free region. Also disclosed are semiconductor device structures and systems including such memory cells as well as methods for forming such memory cells.Type: ApplicationFiled: April 13, 2015Publication date: July 30, 2015Inventors: Gurtej S. Sandhu, Wayne I. Kinney
-
Patent number: 9054030Abstract: Memory cells are disclosed. Magnetic regions within the memory cells include an alternating structure of magnetic sub-regions and coupler sub-regions. The coupler material of the coupler sub-regions antiferromagnetically couples neighboring magnetic sub-regions and effects or encourages a vertical magnetic orientation exhibited by the neighboring magnetic sub-regions. Neighboring magnetic sub-regions, spaced from one another by a coupler sub-region, exhibit oppositely-directed magnetic orientations. The magnetic and coupler sub-regions may each be of a thickness tailored to form the magnetic region in a compact structure. Interference between magnetic dipole fields emitted from the magnetic region on switching of a free region in the memory cell may be reduced or eliminated. Also disclosed are semiconductor device structures, spin torque transfer magnetic random access memory (STT-MRAM) systems, and methods of fabrication.Type: GrantFiled: June 19, 2012Date of Patent: June 9, 2015Assignee: Micron Technology, Inc.Inventors: Wayne I. Kinney, Witold Kula, Stephen J. Kramer
-
Patent number: 9007818Abstract: Memory cells including cell cores having free regions are disclosed. The free regions exhibit a strain that affects a magnetization orientation within the cell core. A stressor structure may exert a stress upon at least a portion of the cell core to effect the strain state of the free region. Also disclosed are semiconductor device structures and systems including such memory cells as well as methods for forming such memory cells.Type: GrantFiled: March 22, 2012Date of Patent: April 14, 2015Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Wayne I. Kinney
-
Publication number: 20150028439Abstract: A magnetic cell core includes a seed region with a plurality of magnetic regions and a plurality of nonmagnetic regions thereover. The seed region provides a template that enables formation of an overlying nonmagnetic region with a microstructure that enables formation of an overlying free region with a desired crystal structure. The free region is disposed between two nonmagnetic regions, which may both be configured to induce surface/interface magnetic anisotropy. The structure is therefore configured to have a high magnetic anisotropy strength, a high energy barrier ratio, high tunnel magnetoresistance, a low programming current, low cell-to-cell electrical resistance variation, and low cell-to-cell variation in magnetic properties. Methods of fabrication, memory arrays, memory systems, and electronic systems are also disclosed.Type: ApplicationFiled: July 23, 2013Publication date: January 29, 2015Applicant: Micron Technology, Inc.Inventors: Witold Kula, Wayne I. Kinney, Gurtej S. Sandhu
-
Publication number: 20140070342Abstract: Methods of forming memory cells, magnetic memory cell structures, and arrays of magnetic memory cell structures are disclosed. Embodiments of the methods include patterning a precursor structure to form a stepped structure including at least an upper discrete feature section and a lower feature section with a broader width, length, or both than the upper discrete feature section. The method uses patterning acts directed along a first axis, e.g., an x-axis, and then along a second axis, e.g., a y-axis, that is perpendicular to or about perpendicular to the first axis. The patterning acts may therefore allow for more unifoimity between a plurality of formed, neighboring cell core structures, even at dimensions below about thirty nanometers. Magnetic memory structures and memory cell arrays are also disclosed.Type: ApplicationFiled: September 13, 2012Publication date: March 13, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: Gurtej S. Sandhu, Witold Kula, Wayne I. Kinney
-
Publication number: 20130334631Abstract: Memory cells are disclosed. Magnetic regions within the memory cells include an alternating structure of magnetic sub-regions and coupler sub-regions. The coupler material of the coupler sub-regions antiferromagnetically couples neighboring magnetic sub-regions and effects or encourages a vertical magnetic orientation exhibited by the neighboring magnetic sub-regions. Neighboring magnetic sub-regions, spaced from one another by a coupler sub-region, exhibit oppositely-directed magnetic orientations. The magnetic and coupler sub-regions may each be of a thickness tailored to form the magnetic region in a compact structure. Interference between magnetic dipole fields emitted from the magnetic region on switching of a free region in the memory cell may be reduced or eliminated. Also disclosed are semiconductor device structures, spin torque transfer magnetic random access memory (STT-MRAM) systems, and methods of fabrication.Type: ApplicationFiled: June 19, 2012Publication date: December 19, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Wayne I. Kinney, Witold Kula, Stephen J. Kramer
-
Publication number: 20130250661Abstract: Memory cells including cell cores having free regions are disclosed. The free regions exhibit a strain that affects a magnetization orientation within the cell core. A stressor structure may exert a stress upon at least a portion of the cell core to effect the strain state of the free region. Also disclosed are semiconductor device structures and systems including such memory cells as well as methods for forming such memory cells.Type: ApplicationFiled: March 22, 2012Publication date: September 26, 2013Applicant: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Wayne I. Kinney
-
Patent number: 5995408Abstract: A ferroelectric memory device having a folded bit line architecture. The ferroelectric memory device may include a selectable upper even memory cell connected to an upper even bit line, a sense amplifier having a first input and a second input; control circuitry operable to connect an upper odd bit line to a lower odd bit line at the first input of the sense amplifier, to connect the upper even bit line to the second input of the sense amplifier, and to isolate a lower even bit line from the second input of the sense amplifier; and a selectable lower odd reference cell, connected to the lower odd bit line.Type: GrantFiled: November 30, 1998Date of Patent: November 30, 1999Assignee: Micron Technology, Inc.Inventor: Wayne I. Kinney
-
Patent number: 5852571Abstract: A ferroelectric memory device has a folded bit line architecture. The ferroelectric memory device may include a selectable upper even memory cell connected to an upper even bit line, a sense amplifier having a first input and a second input; control circuitry operable to connect an upper odd bit line to a lower odd bit line at the first input of the sense amplifier, to connect the upper even bit line to the second input of the sense amplifier, and to isolate a lower even bit line from the second input of the sense amplifier; and a selectable lower odd reference cell, connected to the lower odd bit line.Type: GrantFiled: March 14, 1997Date of Patent: December 22, 1998Assignee: Micron Technology, Inc.Inventor: Wayne I. Kinney
-
Patent number: 5541872Abstract: Described herein is a reference voltage circuit which includes, in combination, a bit line and first and second word line reference transistors connected to the bit line and operative to be turned on with a reference pulse simultaneously with the turning on of the word lines in the main memory circuit. First and second ferroelectric capacitors are connected to each of the first and second word line reference transistors, respectively, and to a source of plate line switching voltage, and a first precharging transistor is connected between the first ferroelectric capacitor and ground potential. A second precharging transistor is connected between the second ferroelectric capacitor and a further source of switching voltage, so that the first and second ferroelectric capacitors are polarized in a ONE and ZERO state in the manner identical to the logic states of the ferroelectric capacitors in the main ferroelectric memory circuit.Type: GrantFiled: May 26, 1995Date of Patent: July 30, 1996Assignee: Micron Technology, Inc.Inventors: Tyler A. Lowrey, Wayne I. Kinney
-
Patent number: 5536672Abstract: A ferroelectric capacitor structure is designed for fabrication together with MOS devices on a semiconductor substrate. The ferroelectric capacitor includes a diffusion barrier above the surface of the substrate for preventing the materials of the ferroelectric capacitor from contaminating the substrate or MOS devices. The ferroelectric capacitor comprises a bottom electrode, a thin film ferroelectric layer and a top electrode. An interlayer dielectric is formed to cover portions of the ferroelectric thin film and provide an opening therethrough for the top electrode. A ferroelectric memory cell comprises a field effect transistor together with a ferroelectric capacitor fabricated on a semiconductor substrate. In one configuration, the ferroelectric capacitor is offset from the field effect transistor, while in another configuration, the ferroelectric capacitor is substantially above the field effect transistor to provide greater density.Type: GrantFiled: September 24, 1992Date of Patent: July 16, 1996Assignee: National Semiconductor CorporationInventors: William D. Miller, Joseph T. Evans, Wayne I. Kinney, William H. Shepherd
-
Patent number: 5424975Abstract: Described herein is a reference voltage circuit which includes, in combination, a bit line and first and second word line reference transistors connected to the bit line and operative to be turned on with a reference pulse simultaneously with the turning on of the word lines in the main memory circuit. First and second ferroelectric capacitors are connected to each of the first and second word line reference transistors, respectively, and to a source of plate line switching voltage, and a first precharging transistor is connected between the first ferroelectric capacitor and ground potential. A second precharging transistor is connected between the second ferroelectric capacitor and a further source of switching voltage, so that the first and second ferroelectric capacitors are polarized in a ONE and ZERO state in the manner identical to the logic states of the ferroelectric capacitors in the main ferroelectric memory circuit.Type: GrantFiled: December 30, 1993Date of Patent: June 13, 1995Assignee: Micron Technology, Inc.Inventors: Tyler A. Lowrey, Wayne I. Kinney
-
Patent number: 5357463Abstract: A method of erasing, programming, and verifying a flash electrically erasable programmable read-only memory where all cells are first erased to a high threshold voltage, preferably by simultaneous Fowler-Nordheim tunnelling, and then selected cells are programmed to a low threshold voltage using Fowler-Nordheim tunnelling. Programming is achieved by applying a negative voltage to the selected wordline and applying a positive voltage to the selected bitline. Only those cells which have both the wordline and bitline selected will have sufficient wordline-to-bitline voltage difference to cause programming. A key advantage of this new method is that a verification (read) procedure can be used to monitor for the desirable tight distribution, low threshold voltage V.sub.t on programmed cells and re-program only those cells which have a V.sub.t higher than the desired V.sub.t.Type: GrantFiled: November 17, 1992Date of Patent: October 18, 1994Assignee: Micron Semiconductor, Inc.Inventor: Wayne I. Kinney
-
Patent number: 5345104Abstract: An improved ETOX-type flash memory cell which requires only a single 5-volt power supply for read, write and erase functions. By substituting antimony or the combination of antimony and arsenic for the usual arsenic drain dopant, drain junction depth is reduced, due to the low diffusivity of antimony during high-temperature cycling. In order to maximize the concentration of antimony in the drain region, which is limited to approximately 3.times.10.sup.19 atoms/cm.sup.3 (due to solid solubility characteristics of antimony at standard silicon process activation temperatures in the 800.degree.-1,000.degree. C. range), an antimony implant concentration of approximately 1.times.10.sup.15 atoms/cm.sup.2 is employed. The resulting shallow junction raises the electric field strength at the cell's drain junction, thus increasing the hot electron generation rate and improving the programming efficiency.Type: GrantFiled: July 8, 1993Date of Patent: September 6, 1994Assignee: Micron Technology, Inc.Inventors: Kirk D. Prall, Wayne I. Kinney
-
Patent number: 5179038Abstract: A method of forming isolation trenches in CMOS integrated circuits is disclosed. The trench side walls are covered by a thin oxide layer, and the trenches are filled with a highly doped polysilicon. The doped polysilicon has a high work function which prevents oxide charges from inverting the trench side walls and thereby turns off the parasitic transistors at these side walls to reduce latchup.Type: GrantFiled: December 22, 1989Date of Patent: January 12, 1993Assignee: North American Philips Corp., Signetics DivisionInventors: Wayne I. Kinney, John P. Niemi, Jonathan E. Macro, David Back
-
Patent number: 5046043Abstract: A ferroelectric capacitor structure is designed for fabrication together with MOS devices on a semiconductor substrate. The ferroelectric capacitor includes a diffusion barrier layer above the surface of the substrate for preventing the materials of the ferroelectric capcacitor from contaminating the substrate or MOS devices. The ferroelectric capacitor comprises a bottom electrode, a thin film ferroelectric layer and a top electrode. An interlayer dielectric is formed to cover portions of the ferroelectric thin film and provide an opening therethrough for the top electrode. A ferroelectric memory cell comprises a field effect transistor together with a ferroelectric capacitor fabricated on a semiconductor substrate. In one configuration, the ferroelectric capacitor is offset from the field effect transistor, while in another configuration, the ferroelectric capacitor is substantially above the field effect transistor to provide greater density.Type: GrantFiled: October 8, 1987Date of Patent: September 3, 1991Assignee: National Semiconductor CorporationInventors: William D. Miller, Joseph T. Evans, Wayne I. Kinney, William H. Shepherd
-
Patent number: 4649627Abstract: A method of fabricating a shared element semiconductor structure in which the insulating layer of a silicon-on-insulator structure is patterned to form a gate oxide. The bulk semiconductor underlying the insulating layer is defined into an FET (field-effect transistor) with its gate region below the gate oxide. The epitaxial layer above the insulating layer is defined into another FET with its drain region above the gate oxide, whereby the drain region also operates as the gate electrode for the bulk FET. Also described is a method of forming a silicon on insulator substrate with insulating layer usable as a gate oxide by means of bonding a silicon substrate to an oxidized epitaxial layer on another silicon seed substrate and then removing the seed substrate.Type: GrantFiled: June 28, 1984Date of Patent: March 17, 1987Assignee: International Business Machines CorporationInventors: John R. Abernathey, Wayne I. Kinney, Jerome B. Lasky, Scott R. Stiffler
-
Patent number: 4558508Abstract: A process for making a CMOS dual-well semiconductor structure with field isolation doping, wherein only a single lithographic masking step is required for providing self-alignment both of the wells to each other and also of the field isolation doping regions to the wells. The lithographic masking step forms a well mask and defines an oxidation barrier which acts as: an implant mask (absorber) during the ion-implantation of a field dopant of one type; an oxidation barrier over one well during the oxidation of the opposite-type well to form over the one well a sacrificial oxide layer which forms the alignment marks for subsequent formation of the field-doping regions; and a dopant-transmitter during the ion-implantation of an opposite-type field dopant which is simultaneously absorbed by the sacrificial oxide. As a result, there are formed field-doped oxide layers self-aligned to the wells so that, with a subsequent masking step, oxide field isolations are defined over the doped oxide layers.Type: GrantFiled: October 15, 1984Date of Patent: December 17, 1985Assignee: International Business Machines CorporationInventors: Wayne I. Kinney, Charles W. Koburger, III, Jerome B. Lasky, Larry A. Nesbit, Ronald R. Troutman, Francis R. White