Patents by Inventor Wayne J. Howell
Wayne J. Howell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7394268Abstract: A plurality of semiconductor devices are provided on a carrier for testing or burning-in. The carrier is then cut up to provide single chip-on-carrier components or multi-chip-on-carrier components. The carrier is used as a first level package for each chip. Thus, the carrier serves a dual purpose for test and burn-in and for packaging. A lead reduction mechanism, such as a built-in self-test engine, can be provided on each chip or on the carrier and is connected to contacts of the carrier for the testing and burn-in steps. The final package after cutting includes at least one known good die and may include an array of chips on the carrier, such as a SIMM or a DIMM. The final package can also be a stack of chips each mounted on a separate carrier. The carriers of the stack are connected to each other through a substrate mounted along a side face of the stack that is electrically connected to a line of pads along an edge of each carrier.Type: GrantFiled: September 12, 2006Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Claude L. Bertin, Wayne F. Ellis, Mark W. Kellogg, William R. Tonti, Jerzy M. Zalesinski, James M. Leas, Wayne J. Howell
-
Patent number: 7132841Abstract: A plurality of semiconductor devices are provided on a carrier for testing or burning-in. The carrier is then cut up to provide single chip-on-carrier components or multi-chip-on-carrier components. The carrier is used as a first level package for each chip. Thus, the carrier serves a dual purpose for test and burn-in and for packaging. A lead reduction mechanism, such as a built-in self-test engine, can be provided on each chip or on the carrier and is connected to contacts of the carrier for the testing and burn-in steps. The final package after cutting includes at least one known good die and may include an array of chips on the carrier, such as a SIMM or a DIMM. The final package can also be a stack of chips each mounted on a separate carrier. The carriers of the stack are connected to each other through a substrate mounted along a side face of the stack that is electrically connected to a line of pads along an edge of each carrier. The carrier is formed of a flex material.Type: GrantFiled: June 6, 2000Date of Patent: November 7, 2006Assignee: International Business Machines CorporationInventors: Claude L. Bertin, Wayne F. Ellis, Mark W. Kellogg, William R. Tonti, Jerzy M. Zalesinski, James M. Leas, Wayne J. Howell
-
Method and system for dicing wafers, and semiconductor structures incorporating the products thereof
Patent number: 6915795Abstract: A method and system for dicing a semiconductor wafer providing a structure with greatly reduced backside chipping and cracking, as well as increased die strength. Semiconductor chip structures obtained from wafers diced according to this invention are also encompassed.Type: GrantFiled: May 30, 2003Date of Patent: July 12, 2005Assignee: International Business Machines CorporationInventors: Donald W. Brouillette, Robert F. Cook, Thomas G. Ference, Wayne J. Howell, Eric G. Liniger, Ronald L. Mendelson -
Patent number: 6806578Abstract: A structure (and method) for a metallurgical structure includes a passivation layer, a via through the passivation layer extending to a metal line within the metallurgical structure, a barrier layer lining the via, a metal plug in the via above the barrier layer, the metal plug and the metal line comprising a same material, and a solder bump formed on the metal plug.Type: GrantFiled: March 16, 2000Date of Patent: October 19, 2004Assignee: International Business Machines CorporationInventors: Wayne J. Howell, Ronald L. Mendelson, William T. Motsiff
-
Method and system for dicing wafers, and semiconductor structures incorporating the products thereof
Publication number: 20030211707Abstract: A method and system for dicing a semiconductor wafer providing a structure with greatly reduced backside chipping and cracking, as well as increased die strength. Semiconductor chip structures obtained from wafers diced according to this invention are also encompassed.Type: ApplicationFiled: May 30, 2003Publication date: November 13, 2003Inventors: Donald W. Brouillette, Robert F. Cook, Thomas G. Ference, Wayne J. Howell, Eric G. Liniger, Ronald L. Mendelson -
Patent number: 6645789Abstract: An IC chip comprising, a nearby or remote source capable of particle emissions; circuitry formed in the IC chip that is adversely affected by impacts of particle emissions from said source; and a particle detector formed in the IC chip between the circuitry and source for detecting said particle emissions. In one embodiment of the present invention, the source comprises a solder ball that is formed on a surface of the IC chip, and the solder ball is capable of emitting alpha-particles. The particle emissions detector of the present invention is a reverse biased Schottky diode. The IC chip is formed by (a) providing an IC chip having at least one layer of particle sensitive circuitry formed therein; (b) forming another layer having at least one particle sensor region situated therein on a surface of said IC chip; and (c) optionally, forming at least one particle emission source over said another layer.Type: GrantFiled: September 18, 2002Date of Patent: November 11, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Andres Bryant, Wayne J. Howell, William A. Klaasen, Wilbur D. Pricer, Anthony K. Stamper
-
Patent number: 6611050Abstract: The present invention provides a method of forming a low profile chip interconnection, and the interconnection so formed. A recessed contact area is formed at an edge of the wafer. A conductive material is deposited within the adjacent contact areas of each recess, thereby electrically connecting the two chips. The recess may have substantially perpendicular sides, or sloped sides.Type: GrantFiled: March 30, 2000Date of Patent: August 26, 2003Assignee: International Business Machines CorporationInventors: Thomas G. Ference, Wayne J. Howell, William R. Tonti, Richard Q. Williams
-
Patent number: 6600213Abstract: A semiconductor structure with greatly reduced backside chipping and cracking, as well as increased die strength, accommodation of compact assembly with a carrier such as another semiconductor chip, and resistance to package damage is provided by dicing chips from a wafer in a manner that chamfers edges of the chips. Similar advantages are obtained in multi-chip structure.Type: GrantFiled: May 15, 2001Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: Donald W. Brouillette, Robert F. Cook, Thomas G. Ference, Wayne J. Howell, Eric G. Liniger, Ronald L. Mendelson
-
Patent number: 6559666Abstract: A method and device for testing and burning-in semiconductor circuits. The method and device permit the entire wafer to be tested by temporarily attaching the wafer to a test substrate using electrically conductive adhesive (ECA). The ECA conforms to deviations from co-planarity of the contact points of both the wafer and test substrate while providing a quality electrical connection at each point. ECA material can be deposited on either the wafer contacts or the substrate pads. In addition, the ECA may be deposited on C4 bumps or tin-capped lead bases. Variations in the method and device include filling vias of a non-conductive interposer with ECA. The electrical connection may be enhanced by forming conductive dendrites on test pads while the ECA is deposited on the wafer contacts. To further enhance the electrical connection, the ECA material can be plasma etched to remove some of its polymer matrix and to expose the electrically conductive particles on one side and then plating with palladium.Type: GrantFiled: June 6, 2001Date of Patent: May 6, 2003Assignee: International Business Machines CorporationInventors: William E. Bernier, Michael A. Gaynes, Wayne J. Howell, Mark V. Pierson, Ajit K. Trivedi, Charles G. Woychik
-
Patent number: 6545330Abstract: An IC chip comprising, a nearby or remote source capable of particle emissions; circuitry formed in the IC chip that is adversely affected by impacts of particle emissions from said source; and a particle detector formed in the IC chip between the circuitry and source for detecting said particle emissions. In one embodiment of the present invention, the source comprises a solder ball that is formed on a surface of the IC chip, and the solder ball is capable of emitting alpha-particles. The particle emissions detector of the present invention is a reverse biased Schottky diode. The IC chip is formed by (a) providing an IC chip having at least one layer of particle sensitive circuitry formed therein; (b) forming another layer having at least one particle sensor region situated therein on a surface of said IC chip; and (c) optionally, forming at least one particle emission source over said another layer.Type: GrantFiled: July 12, 2000Date of Patent: April 8, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Andres Bryant, Wayne J. Howell, William A. Klaasen, Wilbur D. Pricer, Anthony K. Stamper
-
Publication number: 20030020128Abstract: An IC chip comprising, a nearby or remote source capable of particle emissions; circuitry formed in the IC chip that is adversely affected by impacts of particle emissions from said source; and a particle detector formed in the IC chip between the circuitry and source for detecting said particle emissions. In one embodiment of the present invention, the source comprises a solder ball that is formed on a surface of the IC chip, and the solder ball is capable of emitting alpha-particles. The particle emissions detector of the present invention is a reverse biased Schottky diode. The IC chip is formed by (a) providing an IC chip having at least one layer of particle sensitive circuitry formed therein; (b) forming another layer having at least one particle sensor region situated therein on a surface of said IC chip; and (c) optionally, forming at least one particle emission source over said another layer.Type: ApplicationFiled: September 18, 2002Publication date: January 30, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kerry Bernstein, Andres Bryant, Wayne J. Howell, William A. Klaasen, Wilbur D. Pricer, Anthony K. Stamper
-
Publication number: 20020113324Abstract: A method for forming three-dimensional circuitization in a substrate is provided for forming conductive traces and via contacts. In the method, a substrate formed of a substantially insulating material is first provided, grooves and apertures in a top surface of and through the substrate are then formed, followed by filling the grooves and apertures with an electrically conductive material such as a solder. The method can be carried out at a low cost to produce high quality circuit substrates by utilizing an injection molded solder technique or a molten solder screening technique to fill the grooves and the apertures. The grooves and the apertures in the substrate may be formed by a variety of techniques such as chemical etching, physical machining and hot stamping.Type: ApplicationFiled: April 24, 2002Publication date: August 22, 2002Applicant: International Business Machines CorporationInventors: Steven A. Cordes, Peter A. Gruber, James L. Speidell, Wayne J. Howell, Thomas G. Ference
-
Patent number: 6426904Abstract: Wafer test and burn-in is accomplished with state machine or programmable test engines located on the wafer being tested. Each test engine requires less than 10 connections and each test engine can be connected to a plurality of chips, such as a row or a column of chips on the wafer. Thus, the number of pads of the wafer that must be connected for test is substantially reduced while a large degree of parallel testing is still provided. The test engines also permit on-wafer allocation of redundancy in parallel so that failing chips can be repaired after burn-in is complete. In addition, the programmable test engines can have their code altered so test programs can be modified to account for new information after the wafer has been fabricated. The test engines are used during burn-in to provide high frequency write signals to DRAM arrays that provide a higher effective voltage to the arrays, lowering the time required for burn-in.Type: GrantFiled: March 9, 2001Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: John E. Barth, Claude L. Bertin, Jeffrey H. Dreibelbis, Wayne F. Ellis, Wayne J. Howell, Erik L. Hedberg, Howard L. Kalter, William R. Tonti, Donald L. Wheater
-
Patent number: 6426241Abstract: A method for forming three-dimensional circuitization in a substrate is provided for forming conductive traces and via contacts. In the method, a substrate formed of a substantially insulating material is first provided, grooves and apertures in a top surface of and through the substrate are then formed, followed by filling the grooves and apertures with an electrically conductive material such as a solder. The method can be carried out at a low cost to produce high quality circuit substrates by utilizing an injection molded solder technique or a molten solder screening technique to fill the grooves and the apertures. The grooves and the apertures in the substrate may be formed by a variety of techniques such as chemical etching, physical machining and hot stamping.Type: GrantFiled: November 12, 1999Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Steven A. Cordes, Peter A. Gruber, James L. Speidell, Wayne J. Howell, Thomas G. Ference
-
Publication number: 20020068381Abstract: A semiconductor structure including a first substrate and a second substrate joined to the first substrate. A plurality of contacts extend between the first substrate and the second substrate. A plurality of first solder bumps are connected between the first substrate and the second substrate for aligning the contacts.Type: ApplicationFiled: November 5, 2001Publication date: June 6, 2002Applicant: International Business Machines CorporationInventors: Thomas G. Ference, Wayne J. Howell
-
Publication number: 20020056910Abstract: A structure (and method) for a metallurgical structure includes a passivation layer, a via through the passivation layer extending to a metal line within the metallurgical structure, a barrier layer lining the via, a metal plug in the via above the barrier layer, the metal plug and the metal line comprising a same material, and a solder bump formed on the metal plug.Type: ApplicationFiled: March 16, 2000Publication date: May 16, 2002Inventors: Wayne J. Howell, Ronald L. Mendelson, William T. Motsiff
-
Patent number: 6358627Abstract: An integrated circuit assembly has pads of a chip electrically connected to pads of a substrate with rolling metal balls. A pliable material bonds the balls in movable contact with pads of the chip and substrate. Because the balls are relatively free to move, thermal expansion differences that would ordinarily cause enormous stresses in the attached joints of the prior art, simply cause rolling of the balls of the present invention, avoiding thermal stress altogether. Reliability of the connections is substantially improved as compared with C4 solder bumps, and chips can be safely directly mounted to such substrates as PC boards, despite substantial thermal mismatch.Type: GrantFiled: January 23, 2001Date of Patent: March 19, 2002Assignee: International Business Machines CorporationInventors: Joseph A. Benenati, Claude L. Bertin, William T. Chen, Thomas E. Dinan, Wayne F. Ellis, Wayne J. Howell, John U. Knickerbocker, Mark V. Pierson, William R. Tonti, Jerzy M. Zalesinski
-
Publication number: 20010052644Abstract: A structure (and method) for a metallurgical structure includes a passivation layer, a via through the passivation layer extending to a metal line within the metallurgical structure, a barrier layer lining the via, a metal plug in the via above the barrier layer, the metal plug and the metal line comprising a same material, and a solder bump formed on the metal plug.Type: ApplicationFiled: January 31, 2001Publication date: December 20, 2001Applicant: International business machines corporationInventors: Wayne J. Howell, Ronald L. Mendelson, William T. Motsiff
-
Publication number: 20010046168Abstract: Wafer test and burn-in is accomplished with state machine or programmable test engines located on the wafer being tested. Each test engine requires less than 10 connections and each test engine can be connected to a plurality of chips, such as a row or a column of chips on the wafer. Thus, the number of pads of the wafer that must be connected for test is substantially reduced while a large degree of parallel testing is still provided. The test engines also permit on-wafer allocation of redundancy in parallel so that failing chips can be repaired after burn-in is complete. In addition, the programmable test engines can have their code altered so test programs can be modified to account for new information after the wafer has been fabricated. The test engines are used during burn-in to provide high frequency write signals to DRAM arrays that provide a higher effective voltage to the arrays, lowering the time required for burn-in.Type: ApplicationFiled: March 9, 2001Publication date: November 29, 2001Inventors: John E. Barth, Claude L. Bertin, Jeffrey H. Dreibelbis, Wayne F. Ellis, Wayne J. Howell, Erik L. Hedberg, Howard L. Kalter, William R. Tonti, Donald L. Wheater
-
Publication number: 20010035759Abstract: A method and device for testing and burning-in semiconductor circuits. The method and device permit the entire wafer to be tested by temporarily attaching the wafer to a test substrate using electrically conductive adhesive (ECA). The ECA conforms to deviations from co-planarity of the contact points of both the wafer and test substrate while providing a quality electrical connection at each point. ECA material can be deposited on either the wafer contacts or the substrate pads. In addition, the ECA may be deposited on C4 bumps or tin-capped lead bases. Variations in the method and device include filling vias of a non-conductive interposer with ECA. The electrical connection may be enhanced by forming conductive dendrites on test pads while the ECA is deposited on the wafer contacts. To further enhance the electrical connection, the ECA material can be plasma etched to remove some of its polymer matrix and to expose the electrically conductive particles on one side and then plating with palladium.Type: ApplicationFiled: June 6, 2001Publication date: November 1, 2001Inventors: William E. Bernier, Michael A. Gaynes, Wayne J. Howell, Mark V. Pierson, Ajit K. Trivedi, Charles G. Woychik