Patents by Inventor Wei-Chen Chen
Wei-Chen Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180105556Abstract: The present invention provides a cell penetrating peptide dimer by oxidative modification, in which each monomer is connected with each other by the disulfide linkage. The drugability of the peptide dimer has been improved through enhancing stability, reducing proteolysis, retaining permeability and increasing heparan sulfate binding specificity. The modified peptide products can be used to deliver drug molecules as a suitable drug carrier for targeted therapy.Type: ApplicationFiled: April 6, 2017Publication date: April 19, 2018Applicant: JOWIN BIOPHARMAInventors: YU-MIN LIN, WEI-CHEN CHEN, WIN-CHIN CHIANG, TING LIAN CHANG, CHUN-HUNG KUO
-
Patent number: 9583350Abstract: A memory device comprises a first conductive stripe, a first memory layer, a first conductive pillar, a first dielectric layer and a first conductive plug. The first conductive strip extends along a first direction. The first memory layer extends along a second direction adjacent to and overlapping with the first conductive stripe to define a first memory area thereon. The first conductive pillar extends along the second direction and overlapping with the first memory area. The first dielectric layer extends along the second direction adjacent to the first conductive stripe, the first memory layer and the first conductive pillar. The first conductive plus extends along the second direction and at least overlaps with a portion of the first conductive stripe, wherein the first conductive plus is electrically insulated from the first conductive stripe, the first memory layer and the first conductive pillar by the first dielectric layer.Type: GrantFiled: January 5, 2015Date of Patent: February 28, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Sheng-Chih Lai, Wei-Chen Chen
-
Patent number: 9536893Abstract: A three-dimensional (3D) memory and a method for manufacturing the same are disclosed. According to one embodiment, the 3D memory comprises a thin-film transistor. The thin-film transistor has a source region and a drain region disposed separately. The source region comprises a first source region and a second source region disposed between the first source region and the drain region. The first source region is p-type of doping, the second source region is n-type of doping, and the drain region is n-type of doping.Type: GrantFiled: November 14, 2014Date of Patent: January 3, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yi-Hsuan Hsiao, Wei-Chen Chen
-
Patent number: 9484353Abstract: A memory device includes a first insulating layer, a second insulating layer, an isolation layer, a floating gate electrode, a control gate electrode, a channel layer and a tunneling oxide layer. The second insulating layer is disposed adjacent to and substantially parallel with the first insulating layer to form an interlayer space there between. The isolation layer is disposed in the interlayer space to form a non-straight angle with the first insulating layer, and divides the interlayer space into a first recess and a second recess. The floating gate electrode is disposed in the first recess. The control gate electrode is disposed in the second recess. The channel layer is disposed on an opening surface of the first recess and forms a non-straight angle with the first insulating layer. The tunneling oxide layer is disposed between the channel layer and the floating gate electrode.Type: GrantFiled: July 20, 2015Date of Patent: November 1, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Wei-Chen Chen, Dai-Ying Lee
-
Patent number: 9461175Abstract: A memory structure comprises a semiconductor strip having a multi-gate channel region, the p-type terminal region adjacent a first side of the channel region and an n-type terminal region adjacent the second side of the channel region. A plurality of word lines is arranged to cross the semiconductor strip at cross points in the channel region. The bit line is coupled to a first end of the semiconductor strip, and a reference line is coupled to a second end of the semiconductor strip. Charge storage structures are disposed between the word lines in the plurality word lines and the channel region of the semiconductor strip, whereby memory cells are disposed in series along the semiconductor strip between the bit line and the reference line. Biasing unselected word lines can be used to select n-channel or p-channel modes in a single selected cell for read, program or erase.Type: GrantFiled: March 13, 2014Date of Patent: October 4, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hang-Ting Lue, Wei-Chen Chen
-
Publication number: 20160279658Abstract: An atomizing apparatus for development of biological trace evidence comprises a container which has an opening and a housing space communicating with the opening, a trace evidence developing solution held in the housing space to develop a biological trace evidence and an atomizer located in the opening. The atomizer includes a piezoelectric vibration element in contact with the trace evidence developing solution. The piezoelectric vibration element can shake the trace evidence developing solution via high frequency vibration to form a plurality of small liquid particles to be discharged outside the container. The small liquid particles of the trace evidence developing solution pass through the opening and spray directly on the biological trace evidence to generate an oxidized reduction reaction therewith to produce colored substance to reveal the biological trace evidence in a visible fashion.Type: ApplicationFiled: March 23, 2015Publication date: September 29, 2016Inventors: HUANG-TE LI, CHENG-LUNG LEE, CHIA-CHING CHOU, WEI-CHEN CHEN
-
Publication number: 20160197041Abstract: A memory device comprises a first conductive stripe, a first memory layer, a first conductive pillar, a first dielectric layer and a first conductive plug. The first conductive strip extends along a first direction. The first memory layer extends along a second direction adjacent to and overlapping with the first conductive stripe to define a first memory area thereon. The first conductive pillar extends along the second direction and overlapping with the first memory area. The first dielectric layer extends along the second direction adjacent to the first conductive stripe, the first memory layer and the first conductive pillar. The first conductive plus extends along the second direction and at least overlaps with a portion of the first conductive stripe, wherein the first conductive plus is electrically insulated from the first conductive stripe, the first memory layer and the first conductive pillar by the first dielectric layer.Type: ApplicationFiled: January 5, 2015Publication date: July 7, 2016Inventors: Sheng-Chih Lai, Wei-Chen Chen
-
Patent number: 9379129Abstract: A 3D array of memory cells with one or more blocks is described. The blocks include a plurality of layers. The layers in the plurality include semiconductor strips which extend from a semiconductor pad. The layers are disposed so that the semiconductor strips in the plurality of layers form a plurality of stacks of semiconductor strips and a stack of semiconductor pads. Also, a plurality of select gate structures are disposed over stacks of semiconductor strips in the plurality of stacks between the semiconductor pad and memory cells on the semiconductor strips. In addition, different ones of the plurality of select gate structures couple the semiconductor strips in different ones of the stacks of semiconductor strips to the semiconductor pads in the plurality of layers. Further, an assist gate structure is disposed over the plurality of stacks between the select gate structures and the stack of semiconductor pads.Type: GrantFiled: April 13, 2015Date of Patent: June 28, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hang-Ting Lue, Wei-Chen Chen
-
Publication number: 20160141300Abstract: A three-dimensional (3D) memory and a method for manufacturing the same are disclosed. According to one embodiment, the 3D memory comprises a thin-film transistor. The thin-film transistor has a source region and a drain region disposed separately. The source region comprises a first source region and a second source region disposed between the first source region and the drain region. The first source region is p-type of doping, the second source region is n-type of doping, and the drain region is n-type of doping.Type: ApplicationFiled: November 14, 2014Publication date: May 19, 2016Inventors: Yi-Hsuan Hsiao, Wei-Chen Chen
-
Publication number: 20160086665Abstract: A 3D memory device includes an improved dual gate memory cell. The improved dual gate memory cell has a channel body with opposing first and second side surfaces, charge storage structures on the first and second side surfaces, and a gate structure overlying the charge storage structures on both the first and second side surfaces. The channel body has a depth between the first and second side surfaces less than a threshold channel body depth, combined with the gate structure which establishes an effective channel length of the cell greater than a threshold length. The combination of the channel body depth and effective channel length are related so that the cell channel body can be fully depleted, and sub-threshold leakage current can be suppressed when the memory cell has a high threshold state under a read bias.Type: ApplicationFiled: December 1, 2015Publication date: March 24, 2016Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yi-Hsuan HSIAO, Hand-Ting LUE, Wei-Chen CHEN
-
Patent number: 9287406Abstract: A dual-mode transistor structure comprises a semiconductor body. The semiconductor body of the device includes a channel region, a p-type terminal region (operable as a source or drain) adjacent a first side of the channel region and an n-type terminal region (operable as a source or drain) adjacent a second side of the channel region. A gate insulator is disposed on a surface of the semiconductor body over the channel region. A gate is disposed on the gate insulator over the channel region. A first assist gate is disposed on a first side of the gate, and a second assist gate is disposed on a second side of the gate. Optionally, a back gate can be included beneath the channel region. Biasing the assist gates can be used to select n-channel or p-channel modes in a single device.Type: GrantFiled: January 24, 2014Date of Patent: March 15, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hang-Ting Lue, Wei-Chen Chen
-
Patent number: 9252155Abstract: A semiconductor structure and a method for manufacturing the same are disclosed. The semiconductor structure includes a first electrode layer, a second electrode layer and a dielectric layer between the first electrode layer and the second electrode layer. A width of the second electrode layer becomes larger in a direction away from the dielectric layer.Type: GrantFiled: June 20, 2014Date of Patent: February 2, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Tzu-Hsuan Hsu, Wei-Chen Chen, Hang-Ting Lue
-
Publication number: 20150372001Abstract: A semiconductor structure and a method for manufacturing the same are disclosed. The semiconductor structure includes a first electrode layer, a second electrode layer and a dielectric layer between the first electrode layer and the second electrode layer. A width of the second electrode layer becomes larger in a direction away from the dielectric layer.Type: ApplicationFiled: June 20, 2014Publication date: December 24, 2015Inventors: Tzu-Hsuan Hsu, Wei-Chen Chen, Hang-Ting Lue
-
Patent number: 9214351Abstract: A 3D memory device includes an improved dual gate memory cell. The improved dual gate memory cell has a channel body with opposing first and second side surfaces, charge storage structures on the first and second side surfaces, and a gate structure overlying the charge storage structures on both the first and second side surfaces. The channel body has a depth between the first and second side surfaces less than a threshold channel body depth, combined with the gate structure which establishes an effective channel length of the cell greater than a threshold length. The combination of the channel body depth and effective channel length are related so that the cell channel body can be fully depleted, and sub-threshold leakage current can be suppressed when the memory cell has a high threshold state under a read bias.Type: GrantFiled: August 19, 2013Date of Patent: December 15, 2015Assignee: Macronix International Co., Ltd.Inventors: Yi-Hsuan Hsiao, Hang-Ting Lue, Wei-Chen Chen
-
Patent number: 8987699Abstract: A conductive bridge resistive memory device is provided, comprising a first electrode, a memory layer electrically coupled to the first electrode, an ion-supplying layer containing a source of ions of a first metal element capable of diffusion into and out of the memory layer, a semiconductor layer disposed between the memory layer and the ion-supplying layer, and a second electrode electrically coupled to the ion-supplying layer.Type: GrantFiled: April 26, 2013Date of Patent: March 24, 2015Assignee: Macronix International Co., Ltd.Inventors: Feng-Min Lee, Yu-Yu Lin, Wei-Chih Chien, Wei-Chen Chen, Ming-Hsiu Lee
-
Publication number: 20140361369Abstract: A dual-mode transistor structure comprises a semiconductor body. The semiconductor body of the device includes a channel region, a p-type terminal region (operable as a source or drain) adjacent a first side of the channel region and an n-type terminal region (operable as a source or drain) adjacent a second side of the channel region. A gate insulator is disposed on a surface of the semiconductor body over the channel region. A gate is disposed on the gate insulator over the channel region. A first assist gate is disposed on a first side of the gate, and a second assist gate is disposed on a second side of the gate. Optionally, a back gate can be included beneath the channel region. Biasing the assist gates can be used to select n-channel or p-channel modes in a single device.Type: ApplicationFiled: January 24, 2014Publication date: December 11, 2014Applicant: Macronix International Co., Ltd.Inventors: Hang-Ting LUE, Wei-Chen CHEN
-
Publication number: 20140362644Abstract: A memory structure comprises a semiconductor strip having a multi-gate channel region, the p-type terminal region adjacent a first side of the channel region and an n-type terminal region adjacent the second side of the channel region. A plurality of word lines is arranged to cross the semiconductor strip at cross points in the channel region. The bit line is coupled to a first end of the semiconductor strip, and a reference line is coupled to a second end of the semiconductor strip. Charge storage structures are disposed between the word lines in the plurality word lines and the channel region of the semiconductor strip, whereby memory cells are disposed in series along the semiconductor strip between the bit line and the reference line. Biasing unselected word lines can be used to select n-channel or p-channel modes in a single selected cell for read, program or erase.Type: ApplicationFiled: March 13, 2014Publication date: December 11, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hang-Ting LUE, Wei-Chen CHEN
-
Publication number: 20140269078Abstract: A 3D memory device includes an improved dual gate memory cell. The improved dual gate memory cell has a channel body with opposing first and second side surfaces, charge storage structures on the first and second side surfaces, and a gate structure overlying the charge storage structures on both the first and second side surfaces. The channel body has a depth between the first and second side surfaces less than a threshold channel body depth, combined with the gate structure which establishes an effective channel length of the cell greater than a threshold length. The combination of the channel body depth and effective channel length are related so that the cell channel body can be fully depleted, and sub-threshold leakage current can be suppressed when the memory cell has a high threshold state under a read bias.Type: ApplicationFiled: August 19, 2013Publication date: September 18, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: YI-HSUAN HSIAO, HANG-TING LUE, WEI-CHEN CHEN
-
Publication number: 20140203235Abstract: A conductive bridge resistive memory device is provided, comprising a first electrode, a memory layer electrically coupled to the first electrode, an ion-supplying layer containing a source of ions of a first metal element capable of diffusion into and out of the memory layer, a semiconductor layer disposed between the memory layer and the ion-supplying layer, and a second electrode electrically coupled to the ion-supplying layer.Type: ApplicationFiled: April 26, 2013Publication date: July 24, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Feng-Min Lee, Yu-Yu Lin, Wei-Chih Chien, Wei-Chen Chen, Ming-Hsiu Lee
-
Patent number: 7880003Abstract: A method for making a tris-(8-hydroxyquinoline) aluminum (Alq3) nano-crystals includes the steps of: (a) dissolving Alq3 powders into a solvent to form a solution A; (b) dissolving a surfactant in water to achieve a solution B; (c) uniformly mixing the solution A and the solution B to form a latex C; and (d) removing the solvent from the latex C, and subsequently, subjecting the remaining solute to centrifugal separation to form Alq3 nano-crystals.Type: GrantFiled: December 14, 2007Date of Patent: February 1, 2011Assignees: Tsinghua University, Hon Hai Precision Industry Co., Ltd.Inventors: Ya-Dong Li, Wei Chen Chen