Patents by Inventor Wei Zhuang
Wei Zhuang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240152499Abstract: Provided is a system for analyzing features associated with entities using an embedding tree, the system including at least one processor programmed or configured to receive a dataset associated with a plurality of entities, wherein the dataset comprises a plurality of data instances for a plurality of entities. The processor may be programmed or configured to generate at least two embeddings based on the dataset and determine split criteria for partitioning an embedding space of at least one embedding tree associated with the dataset based on feature data associated with an entity and embedding data associated with the at least two embeddings. The processor may be programmed or configured to generate at least one embedding tree having a plurality of nodes based on the split criteria. Methods and computer program products are also provided.Type: ApplicationFiled: June 9, 2022Publication date: May 9, 2024Inventors: Yan Zheng, Wei Zhang, Michael Yeh, Liang Wang, Junpeng Wang, Shubham Jain, Zhongfang Zhuang
-
Publication number: 20240143888Abstract: An integrated circuit includes a first and second active region, a first insulating region, and a first and second contact. The first and second active region extend in a first direction, and are on a first level. The first active region includes a first and second drain/source region. The second active region includes a third drain/source region. The first insulating region is over the first drain/source region. The first contact overlaps the third drain/source region, is electrically coupled to the third drain/source region and is located on a second level. The second contact includes a first and second portion. The first portion overlaps the first and second drain/source. The second portion overlaps the first contact, the first and third drain/source region, and the first insulating region, and is electrically coupled to the first portion, and electrically insulated from the first drain/source region.Type: ApplicationFiled: January 9, 2024Publication date: May 2, 2024Inventors: Pochun WANG, Yu-Jung CHANG, Hui-Zhong ZHUANG, Ting-Wei CHIANG
-
Patent number: 11967596Abstract: An integrated circuit includes a first-voltage power rail and a second-voltage power rail in a first connection layer, and includes a first-voltage underlayer power rail and a second-voltage underlayer power rail below the first connection layer. Each of the first-voltage and second-voltage power rails extends in a second direction that is perpendicular to a first direction. Each of the first-voltage and second-voltage underlayer power rails extends in the first direction. The integrated circuit includes a first via-connector connecting the first-voltage power rail with the first-voltage underlayer power rail, and a second via-connector connecting the second-voltage power rail with the second-voltage underlayer power rail.Type: GrantFiled: August 5, 2021Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Guo-Huei Wu, Shih-Wei Peng, Wei-Cheng Lin, Hui-Zhong Zhuang, Chih-Liang Chen, Li-Chun Tien, Lee-Chung Lu
-
Patent number: 11966807Abstract: A multi-tag concurrent identification method and a system for a query tree based on feature groups are provided in this disclosure. In the disclosure, a whole data string space is divided into a plurality of disjoint subsets according to features of data strings returned by tags, where each of the subsets contains several different data strings, each of the data strings in the each of the subsets is regarded as a complete tag ID or a partial ID, and the each of the subsets corresponds to a unique query prefix, a length of the prefix is fixed and does not dynamically increase with an actual location of a collision, and when multiple data strings from a same subset return at a same time, a reader is capable of identifying them at a same time in a slot.Type: GrantFiled: August 15, 2023Date of Patent: April 23, 2024Assignee: Nanjing University of Information Science and TechnologyInventors: Jian Su, Jialin Zhou, Wei Zhuang, Ling Tan
-
Publication number: 20240127035Abstract: A method performed by a computer is disclosed. The method comprises receiving interaction data between electronic devices of a plurality of entities. The interaction data is used to form an entity interaction vector containing a number of interactions between the electronic devices of a chosen entity and an entity time series containing a plurality of metrics per unit time of the interactions. An interaction encoder of the computer can generate an interaction hidden representation of the entity interaction vector using embeddings of the plurality of entities. A temporal encoder of the computer can generate a temporal hidden representation of the entity time series. The interaction hidden representation and the temporal hidden representation can be used to generate a predicted scale and a shape estimation of a target interaction metric. The computer can then generate an estimated interaction metric of a time period using the predicted scale and the shape estimation.Type: ApplicationFiled: February 1, 2022Publication date: April 18, 2024Applicant: VISA INTERNATIONAL SERVICE ASSOCIATIONInventors: Michael Yeh, Zhongfang Zhuang, Junpeng Wang, Yan Zheng, Javid Ebrahimi, Liang Wang, Wei Zhang
-
Publication number: 20240116976Abstract: A cordycepin-based derived compound with an anti-tumor effect, and a structure of the compound is as shown in formula I; a cordycepin derivative and a pharmaceutical composition thereof provided by the invention have a good anti-tumor proliferation effect; compared with a parent drug, the cordycepin derivative has better affinity to cell membranes, so that a half-life period of in-vivo metabolism of the drug is longer, and in-vivo remaining time of the drug is longer; compared with other nucleoside anti-tumor drugs, the cordycepin derivative and the pharmaceutical composition thereof provided by the invention have wider types and action ranges of tumors, have excellent inhibition effects on a gastric cancer, a pancreatic cancer, a liver cancer, a small cell lung cancer, a colorectal cancer, melanoma, an ovarian cancer and the like, and have lower side effects and better curative effects.Type: ApplicationFiled: November 9, 2023Publication date: April 11, 2024Applicant: NANJING TECH UNIVERSITYInventors: Hanjie YING, Tao SHEN, Chenglun TANG, Dong LIU, Yong CHEN, Chenjie ZHU, Pengpeng YANG, Wei ZHUANG
-
Publication number: 20240121028Abstract: The present disclosure discloses a data receiving apparatus and a data receiving method having blind deconvolution mechanism. A descrambling circuit descrambles received data according to an antenna assumption and N data position assumptions within a transmission period to generate N groups of soft-bit data. A soft-bit processing circuit retrieves bit position data to determine non-variable bit positions and variable bit positions. N circular buffers of a storage circuit store and superimpose the N groups of soft-bit data corresponding to N data position assumptions in a circular manner to generate N groups of superimposed results and keep the data corresponding to the non-variable bit positions. A post-processing circuit performs de-interleaving and decoding on the N groups of superimposed results to generate N groups of decoded results to perform redundancy check thereon. When one decoded results passes the redundancy check, the soft-bit processing circuit stops performing the blind deconvolution process.Type: ApplicationFiled: June 16, 2023Publication date: April 11, 2024Inventors: FENG-XIANG WANG, MING-YUE YOU, JYUN-WEI PU, JIA-YI ZHUANG
-
Publication number: 20240104288Abstract: A system for manufacturing an integrated circuit includes a processor coupled to a non-transitory computer readable medium configured to store executable instructions. The processor is configured to execute the instructions for generating a layout design of the integrated circuit that has a set of design rules. The generating of the layout design includes generating a set of gate layout patterns corresponding to fabricating a set of gate structures of the integrated circuit, generating a cut feature layout pattern corresponding to a cut region of a first gate of the set of gate structures of the integrated circuit, generating a first conductive feature layout pattern corresponding to fabricating a first conductive structure of the integrated circuit, and generating a first via layout pattern corresponding to a first via. The cut feature layout pattern overlaps a first gate layout pattern of the set of gate layout patterns.Type: ApplicationFiled: December 11, 2023Publication date: March 28, 2024Inventors: Shih-Wei PENG, Chih-Liang CHEN, Charles Chew-Yuen YOUNG, Hui-Zhong ZHUANG, Jiann-Tyng TZENG, Shun Li CHEN, Wei-Cheng LIN
-
Publication number: 20240105726Abstract: An integrated circuit device includes a first power rail, a first active area extending in a first direction, and a plurality of gates contacting the first active area and extending in a second direction perpendicular to the first direction. A first transistor includes the first active area and a first one of the gates. The first transistor has a first threshold voltage (VT). A second transistor includes the first active area and a second one of the gates. The second transistor has a second VT different than the first VT. A tie-off transistor is positioned between the first transistor and the second transistor, and includes the first active area and a third one of the gates, wherein the third gate is connected to the first power rail.Type: ApplicationFiled: November 22, 2023Publication date: March 28, 2024Inventors: Shao-Lun Chien, Ting-Wei Chiang, Hui-Zhong Zhuang, Pin-Dai Sue
-
Publication number: 20240096756Abstract: A method of making a semiconductor device includes manufacturing a first transistor over a first side of a substrate. The method further includes depositing a spacer material against a sidewall of the first transistor. The method further includes recessing the spacer material to expose a first portion of the sidewall of the first transistor. The method further includes manufacturing a first electrical connection to the transistor, a first portion of the electrical connection contacts a surface of the first transistor farthest from the substrate, and a second portion of the electrical connect contacts the first portion of the sidewall of the first transistor. The method further includes manufacturing a self-aligned interconnect structure (SIS) extending along the spacer material, wherein the spacer material separates a portion of the SIS from the first transistor, and the first electrical connection directly contacts the SIS.Type: ApplicationFiled: November 22, 2023Publication date: March 21, 2024Inventors: Chih-Yu LAI, Chih-Liang CHEN, Chi-Yu LU, Shang-Syuan CIOU, Hui-Zhong ZHUANG, Ching-Wei TSAI, Shang-Wen CHANG
-
Patent number: 11935888Abstract: A method of making an integrated circuit includes steps of selecting a first cell and a second cell for an integrated circuit layout from a cell library in an electronic design automation (EDA) system, the first and second cells each having a cell active area, a cell gate electrode, at least one fin of a first set of fins, and a cell border region, each cell also having the active area at an exposed side, and placing the first exposed side against the second exposed side at a cell border. The method also includes operations of aligning at least one fin of the first set of fins with at least one fin of the second set of fins across a cell border.Type: GrantFiled: April 1, 2020Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Pin-Dai Sue, Ting-Wei Chiang, Hui-Zhong Zhuang, Ya-Chi Chou, Chi-Yu Lu
-
Publication number: 20240086422Abstract: Provided are systems for analyzing a relational database using embedding learning that may include at least one processor programmed or configured to generate one or more entity-relation matrices from a relational database and perform, for each entity-relation matrix of the one or more entity-relation matrices, an embedding learning process on an embedding associated with an entity. When performing the embedding learning process on the embedding associated with the entity, the at least one processor is programmed or configured to generate an updated embedding associated with the entity. Computer-implemented methods and computer program products are also provided.Type: ApplicationFiled: November 15, 2023Publication date: March 14, 2024Inventors: Michael Yeh, Liang Gou, Wei Zhang, Dhruv Gelda, Zhongfang Zhuang, Yan Zheng
-
Patent number: 11922290Abstract: Provided is a system for analyzing a multivariate time series that includes at least one processor programmed or configured to receive a time series of historical data points, determine a historical time period, determine a contemporary time period, determine a first time series of data points associated with a historical transaction metric from the historical time period, determine a second time series of data points associated with a historical target transaction metric from the historical time period, determine a third time series of data points associated with a contemporary transaction metric from the contemporary time period, and generate a machine learning model, wherein the machine learning model is configured to provide an output that comprises a predicted time series of data points associated with a contemporary target transaction metric. Methods and computer program products are also provided.Type: GrantFiled: May 24, 2022Date of Patent: March 5, 2024Assignee: Visa International Service AssociationInventors: Zhongfang Zhuang, Michael Yeh, Wei Zhang, Mengting Gu, Yan Zheng, Liang Wang
-
Patent number: 11916074Abstract: Exemplary embodiments for an exemplary dual transmission gate and various exemplary integrated circuit layouts for the exemplary dual transmission gate are disclosed. These exemplary integrated circuit layouts represent double-height, also referred to as double rule, integrated circuit layouts. These double rule integrated circuit layouts include a first group of rows from among multiple rows of an electronic device design real estate and a second group of rows from among the multiple rows of the electronic device design real estate to accommodate a first metal layer of a semiconductor stack. The first group of rows can include a first pair of complementary metal-oxide-semiconductor field-effect (CMOS) transistors, such as a first p-type metal-oxide-semiconductor field-effect (PMOS) transistor and a first n-type metal-oxide-semiconductor field-effect (NMOS) transistor, and the second group of rows can include a second pair of CMOS transistors, such as a second PMOS transistor and a second NMOS transistor.Type: GrantFiled: July 27, 2022Date of Patent: February 27, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shih-Wei Peng, Hui-Zhong Zhuang, Jiann-Tyng Tzeng, Li-Chun Tien, Pin-Dai Sue, Wei-Cheng Lin
-
Publication number: 20240026400Abstract: A method for preparing a nitrogen-containing heterocyclic compound and a derivative thereof by an enzymatic-chemical cascade method, comprising: reacting an alcohol, an amine, an alcohol dehydrogenase, a flavin molecule and a coenzyme in a solvent to obtain the nitrogen-containing heterocyclic compound and the derivative thereof; compared with the prior art, the method is a green and economical enzymatic-chemical cascade method, and is used for synthesizing nitrogen-containing heterocyclic compounds and derivatives thereof; compared with a common toxic chemical catalyst, the alcohol dehydrogenase is selected as a catalyst in the method, which has the characteristics of high substrate specificity, no pollution, high catalytic efficiency, no toxic solvents and simple post-treatment.Type: ApplicationFiled: August 18, 2021Publication date: January 25, 2024Inventors: Chenjie ZHU, Hanjie YING, Zhuotao TAN, Wei ZHUANG, Yaping FU, Yaoying HAN, Ming LI, Yong CHEN, Dong LIU, Huanqing NIU, Pengpeng YANG
-
Publication number: 20230385569Abstract: A multi-tag concurrent identification method and a system for a query tree based on feature groups are provided in this disclosure. In the disclosure, a whole data string space is divided into a plurality of disjoint subsets according to features of data strings returned by tags, where each of the subsets contains several different data strings, each of the data strings in the each of the subsets is regarded as a complete tag ID or a partial ID, and the each of the subsets corresponds to a unique query prefix, a length of the prefix is fixed and does not dynamically increase with an actual location of a collision, and when multiple data strings from a same subset return at a same time, a reader is capable of identifying them at a same time in a slot.Type: ApplicationFiled: August 15, 2023Publication date: November 30, 2023Inventors: Jian SU, Jialin ZHOU, Wei ZHUANG, Ling TAN
-
Patent number: 11814516Abstract: The invention belongs to the field of rubber tire processing, and particularly discloses an application of a lignin in preparing a radial tire, wherein the lignin is capable of completely or partially replacing resorcinol, and meanwhile, the lignin is also capable of completely or partially replacing an anti-aging agent. Compared with the prior art, the resorcinol is replaced or partially replaced by a biomass-derived lignin or a modified lignin in the invention, so that requirements of cost reduction, environmental protection and no toxicity are satisfied. Especially, the lignin modified by demethylation according to the invention is capable of effectively enhancing various properties of rubber.Type: GrantFiled: July 5, 2021Date of Patent: November 14, 2023Assignee: NANJING TECH UNIVERSITYInventors: Chenjie Zhu, Hanjie Ying, Ming Li, Pingkai Ouyang, Jiannong Shen, Xinjian Xu, Wei Zhuang, Tao Shen
-
Patent number: 11715001Abstract: This disclosure provides a computer-implemented method. The method may comprise estimating a value range of a water body parameter based on measured data for a water quality indicator of a first set of time-spatial points and measured data for the water quality indicator of a second set of time-spatial points; and determining an optimal value of the water body parameter from the estimated value range by comparing the measured data for the water quality indicator of the second set and simulated data for the water quality indicator of the second set, wherein the simulated data for the water quality indicator of the second set is obtained based on a fluid dynamic model using the measured data for the water quality indicator of the first set as an input of the fluid dynamic model and using a value in the estimated value range as a parameter of the fluid dynamic model.Type: GrantFiled: April 2, 2018Date of Patent: August 1, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jin Dong, Liang Liu, Zhuo Liu, Junmei Qu, Hong Zhou Sha, Wei Zhuang
-
Patent number: 11704370Abstract: The disclosed embodiments provide a system for processing data. During operation, the system obtains a feature configuration for a feature. Next, the system obtains, from the feature configuration, an anchor containing metadata for accessing the feature in an environment. The system then uses one or more attributes of the anchor to retrieve one or more feature values of the feature from the environment. Finally, the system provides the one or more feature values for use with one or more machine-learning models.Type: GrantFiled: April 20, 2018Date of Patent: July 18, 2023Assignee: Microsoft Technology Licensing, LLCInventors: David J. Stein, Paul T. Ogilvie, Bee-Chung Chen, Shaunak Chatterjee, Priyanka Gariba, Ke Wu, Grace W. Tang, Yangchun Luo, Boyi Chen, Amit Yadav, Ruoyang Wang, Divya Gadde, Wenxuan Gao, Amit Chandak, Varnit Agnihotri, Wei Zhuang, Joel D. Young, Weidong Zhang
-
Publication number: 20230198523Abstract: A hover button sensor unit, comprising: a power supply circuit (5-1), a capacitive sensor, a capacitance-to-digital conversion circuit (3), a control module, an acousto-optic feedback control circuit (5-3), and a communication circuit (5-2); The capacitive sensor is a convex structural arrangement of a central electrode (1-1) and a peripheral electrode (1-2).Type: ApplicationFiled: May 8, 2020Publication date: June 22, 2023Applicant: Beijing Tashan Technology Co., Ltd.Inventors: Tengchen Sun, Dahua Zhang, Wei Zhuang