Patents by Inventor Yasuhide Kuramochi
Yasuhide Kuramochi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7982520Abstract: Provided is a signal generating apparatus that outputs from an output end thereof an output voltage corresponding to input data supplied thereto, comprising: a DA converter that outputs a voltage corresponding to data supplied thereto; a capacitor section that is provided between the output end and a standard potential; a transmission switch that provides a connection or a disconnect between a voltage generating end of the DA converter and the output end; and a control section that causes the DA converter to charge the capacitor section with a voltage corresponding to the input data by repeatedly connecting and disconnecting the transmission switch, thereby causing the voltage of the capacitor section to gradually approach the output voltage corresponding to the input data.Type: GrantFiled: December 18, 2009Date of Patent: July 19, 2011Assignee: Advantest CorporationInventors: Yasuhide Kuramochi, Masayuki Kawabata, Kouichiro Uekusa
-
Publication number: 20110169674Abstract: Provided is an AD conversion apparatus including: a differential amplifier that generates a differential input voltage according to an analog input signal; a differential DA converter of a charge redistribution type, which outputs a differential output voltage resulting from subtracting the differential input voltage from a differential comparison voltage that is in accordance with comparison data; a comparator that compares a positive output voltage and a negative output voltage in the differential output voltage; a control section that identifies the comparison data at which the differential output voltage becomes substantially 0 based on a comparison result of the comparator, and outputs the identified comparison data as output data; and a setting section that sets at least one of a common potential of the differential amplifier and a common potential of the differential DA converter, according to a targeted value of a common potential of the comparatorType: ApplicationFiled: January 14, 2010Publication date: July 14, 2011Applicant: ADVANTEST CORPORATIONInventors: Yasuhide KURAMOCHI, Masayuki KAWABATA, Kouichiro UEKUSA
-
Patent number: 7978109Abstract: Provided is an output apparatus for outputting a current from an output end, including: a plurality of current sources; a plurality of switches provided in association with the plurality of current sources respectively, and switching whether to supply a current of a corresponding current source to the output end; a time changing section that changes a propagation time of each of a plurality of control signals for controlling switching states of the plurality of switches respectively; and an adjusting section that adjusts the propagation time of each of the plurality of control signals to reduce glitch noise contained in a current supplied to the output end.Type: GrantFiled: February 18, 2010Date of Patent: July 12, 2011Assignee: Advantest CorporationInventor: Yasuhide Kuramochi
-
Publication number: 20110148499Abstract: Provided is a signal generating apparatus that outputs from an output end thereof an output voltage corresponding to input data supplied thereto, comprising: a DA converter that outputs a voltage corresponding to data supplied thereto; a capacitor section that is provided between the output end and a standard potential; a transmission switch that provides a connection or a disconnect between a voltage generating end of the DA converter and the output end; and a control section that causes the DA converter to charge the capacitor section with a voltage corresponding to the input data by repeatedly connecting and disconnecting the transmission switch, thereby causing the voltage of the capacitor section to gradually approach the output voltage corresponding to the input data.Type: ApplicationFiled: December 18, 2009Publication date: June 23, 2011Applicant: ADVANTEST CORPORATIONInventors: Yasuhide KURAMOCHI, Masayuki KAWABATA, Kouichiro UEKUSA
-
Publication number: 20110148680Abstract: Provided is a DA conversion apparatus comprising a capacitor array DA converter that outputs to an output line an output voltage corresponding to a digital value input thereto; and a load changing section that changes a size of a load capacitance connected to the output line. The load changing section may set gain of the DA conversion apparatus with the size of the load capacitance connected to the output line being a constant capacitance unaffected by the digital value. The load changing section may include a load capacitor connected between the output line and a standard potential; a load-side switch connected in series with the load capacitor between the output line and the standard potential; and a load capacitance control section that controls the load-side switch.Type: ApplicationFiled: December 18, 2009Publication date: June 23, 2011Applicant: ADVANTEST CORPORATIONInventor: Yasuhide KURAMOCHI
-
Publication number: 20110140938Abstract: Provided is a signal generating apparatus comprising a DA converter that outputs an output signal corresponding to input data supplied thereto; a sample/hold unit that is provided between the DA converter and an output end of the signal generating apparatus, and that samples an output voltage of the DA converter and holds the sampled output voltage; a comparing section that compares (i) a level of a signal output from an analog circuit that propagates the output signal to output a signal corresponding to the input data to (ii) a level of the signal output by the DA converter; and a control section that, during a holding period, (iii) provides the DA converter with comparison data instead of the input data to cause the DA converter to output a comparison voltage corresponding to the comparison data, (iv) causes the comparing section to compare a voltage of the signal output by the analog circuit to the comparison voltage, and (v) adjusts the output voltage of the DA converter based on a comparison result of thType: ApplicationFiled: December 10, 2009Publication date: June 16, 2011Applicant: ADVANTEST CORPORATIONInventors: Yasuhide KURAMOCHI, Kouichiro UEKUSA, Masayuki KAWABATA
-
Publication number: 20110133751Abstract: Provided is a signal generating apparatus comprising a DA converter that outputs an output signal corresponding to input data supplied thereto; a sample/hold unit that is provided between the DA converter and an output end of the signal generating apparatus, and that samples an output voltage of the DA converter and holds the sampled output voltage; a comparing section that compares (i) a level of a signal output from an analog circuit that propagates the output signal to output a signal corresponding to the input data to (ii) a level of the signal output by the DA converter; and a control section that, during a holding period, (iii) provides the DA converter with comparison data instead of the input data to cause the DA converter to output a comparison voltage corresponding to the comparison data, (iv) causes the comparing section to compare a voltage of the signal output by the analog circuit to the comparison voltage, and (v) adjusts the output voltage of the DA converter according to the input data basedType: ApplicationFiled: December 8, 2009Publication date: June 9, 2011Applicant: ADVANTEST CORPORATIONInventor: Yasuhide KURAMOCHI
-
Patent number: 7778319Abstract: There is provided a jitter measuring apparatus for measuring jitter in a signal-under-measurement having a first pulse generator for detecting edges of the data-signal-under-measurement to output a first pulse signal having a pulse width set in advance corresponding to the edge, a second pulse generator for detecting boundaries of data sections where data values do not change in the data-signal-under-measurement to output a second pulse signal having a pulse width set in advance corresponding to timing of the detected boundaries of the data sections, a filter for removing carrier frequency components of said data-signal-under-measurement from first and second pulse signals and a jitter calculating section for calculating timing jitter in the data-signal-under-measurement based on the first and second pulse signals.Type: GrantFiled: November 4, 2005Date of Patent: August 17, 2010Assignee: Advantest CorporationInventors: Kiyotaka Ichiyama, Masahiro Ishida, Yasuhide Kuramochi, Takahiro Yamaguchi
-
Patent number: 7755521Abstract: An A/D conversion device including a first A/D conversion section and a second A/D conversion section that each include a D/A converter that has a plurality of bit capacitors corresponding to bits of input data, a comparing section that compares a reference voltage with a difference voltage obtained by subtracting an analog input voltage from an output voltage of the D/A converter, and a control section that detects a data value of the input data at which the difference voltage is substantially the same as the reference voltage and outputs the data value as digital data according to the input voltage, and an adjusting section that serially connects the bit capacitors of the D/A converter of the first A/D conversion section and the bit capacitors of the D/A converter of the second A/D conversion section that correspond to the same bits, and adjusts a capacity of at least one of the bit capacitors so that a voltage between the two bit capacitors approaches a middle point of voltages of the two bit capacitors.Type: GrantFiled: December 23, 2008Date of Patent: July 13, 2010Assignee: Advantest CorporationInventors: Yasuhide Kuramochi, Akira Matsuzawa
-
Publication number: 20100156689Abstract: An A/D conversion device including a first A/D conversion section and a second A/D conversion section that each include a D/A converter that has a plurality of bit capacitors corresponding to bits of input data, a comparing section that compares a reference voltage with a difference voltage obtained by subtracting an analog input voltage from an output voltage of the D/A converter, and a control section that detects a data value of the input data at which the difference voltage is substantially the same as the reference voltage and outputs the data value as digital data according to the input voltage, and an adjusting section that serially connects the bit capacitors of the D/A converter of the first A/D conversion section and the bit capacitors of the D/A converter of the second A/D conversion section that correspond to the same bits, and adjusts a capacity of at least one of the bit capacitors so that a voltage between the two bit capacitors approaches a middle point of voltages of the two bit capacitors.Type: ApplicationFiled: December 23, 2008Publication date: June 24, 2010Applicants: ADVANTEST CORPORATION, TOKYO INSTITUTE OF TECHNOLOGYInventors: YASUHIDE KURAMOCHI, AKIRA MATSUZAWA
-
Publication number: 20100109674Abstract: Provided is a test apparatus that tests a device under test. The device under test includes: a circuit under test; and a switching section that that connects an internal terminal being tested, from among one or more internal terminals of the circuit under test, to external terminals connected to the test apparatus.Type: ApplicationFiled: October 30, 2008Publication date: May 6, 2010Applicant: ADVANTEST CORPORATIONInventors: YASUHIDE KURAMOCHI, MASAYUKI KAWABATA
-
Patent number: 7705763Abstract: Provided is an AD conversion apparatus including a bit selecting section that sequentially selects conversion target bits of the output data, from an upper bit downward; a data control section that outputs comparison data determining a value of the conversion target bit, each time a conversion target bit is selected; a DA converting section that outputs an analog comparison signal corresponding to the comparison data; a timing generating section that outputs a comparison control signal ordering comparison initiation; a changing section that changes a timing of the comparison control signal according to a bit position of the conversion target bit, such that the timing of the comparison initiation indicated by the comparison control signal is later for higher conversion target bits; a comparing section that begins comparing the input signal to the comparison signal at the comparison initiation timing indicated by the comparison control signal having the timing changed by the changing section; and a completion dType: GrantFiled: July 21, 2008Date of Patent: April 27, 2010Assignees: Tokyo Institute of Technology, Advantest CorporationInventors: Yasuhide Kuramochi, Akira Matsuzawa
-
Patent number: 7696918Abstract: Provided is a successive approximation AD conversion apparatus that outputs digital output data corresponding to an analog input signal, including a bit selecting section that selects a conversion target bit sequentially from a highest bit of the output data; a data control section that outputs comparison data determining a value of the conversion target bit, each time a conversion target bit is selected; a DA conversing section that outputs an analog comparison signal corresponding to the comparison data; a comparing section that outputs a comparison result between the input signal and the comparison signal, upon the output of the comparison signal by the DA converting section, and that is reset after outputting the comparison result; a completion detecting section that, upon detecting that the comparing section has output the comparison result, outputs a completion signal causing the bit selecting section to select a next conversion target bit, prior to the comparing section being reset; and an output sectiType: GrantFiled: July 21, 2008Date of Patent: April 13, 2010Assignees: Tokyo Institute of Technology, Advantest CorporationInventors: Yasuhide Kuramochi, Akira Matsuzawa
-
Publication number: 20100013693Abstract: Provided is an AD conversion apparatus including a bit selecting section that sequentially selects conversion target bits of the output data, from an upper bit downward; a data control section that outputs comparison data determining a value of the conversion target bit, each time a conversion target bit is selected; a DA converting section that outputs an analog comparison signal corresponding to the comparison data; a timing generating section that outputs a comparison control signal ordering comparison initiation; a changing section that changes a timing of the comparison control signal according to a bit position of the conversion target bit, such that the timing of the comparison initiation indicated by the comparison control signal is later for higher conversion target bits; a comparing section that begins comparing the input signal to the comparison signal at the comparison initiation timing indicated by the comparison control signal having the timing changed by the changing section; and a completion dType: ApplicationFiled: July 21, 2008Publication date: January 21, 2010Applicants: ADVANTEST CORPORATION, TOKYO INSTITUTE OF TECHNOLOGYInventors: YASUHIDE KURAMOCHI, AKIRA MATSUZAWA
-
Publication number: 20100013690Abstract: Provided is a successive approximation AD conversion apparatus that outputs digital output data corresponding to an analog input signal, including a bit selecting section that selects a conversion target bit sequentially from a highest bit of the output data; a data control section that outputs comparison data determining a value of the conversion target bit, each time a conversion target bit is selected; a DA conversing section that outputs an analog comparison signal corresponding to the comparison data; a comparing section that outputs a comparison result between the input signal and the comparison signal, upon the output of the comparison signal by the DA converting section, and that is reset after outputting the comparison result; a completion detecting section that, upon detecting that the comparing section has output the comparison result, outputs a completion signal causing the bit selecting section to select a next conversion target bit, prior to the comparing section being reset; and an output sectiType: ApplicationFiled: July 21, 2008Publication date: January 21, 2010Applicants: TOKYO INSTITUTE OF TECHNOLOGY, ADVANTEST CORPORATIONInventors: YASUHIDE KURAMOCHI, AKIRA MATSUZAWA
-
Patent number: 7609184Abstract: Provided is a D-A conversion apparatus that outputs an analog output voltage according to digital input data, which includes a capacitance array main D-A converter that supplies a main voltage according to the input data to an output terminal of the D-A conversion apparatus, a correction data output section that outputs correction data according to the input data, a capacitance array correction D-A converter that outputs a correction voltage according to the correction data, and a voltage dividing capacitor connected serially between an output end of the correction D-A converter and an output end of the main D-A converter.Type: GrantFiled: November 8, 2007Date of Patent: October 27, 2009Assignees: Advantest Corporation, Tokyo Institute of TechnologyInventors: Yasuhide Kuramochi, Akira Matsuzawa
-
Patent number: 7605738Abstract: There is provided an A/D converter that outputs a digital output signal obtained by digitalizing an analog input signal. The A/D converter includes a bit selecting section that selects a conversion object bit from a high-order bit to a low-order bit of the digital output signal in order, a threshold-value controlling section that determines a threshold data expressing a boundary value between zero and one of the conversion object bit, a D/A converting section that digital-to-analog converts the threshold data and generates an analog threshold value, a comparing section that compares, at a plurality of different timings in a conversion time interval determining a value of the conversion object bit, the analog input signal and the analog threshold value and outputs a plurality of comparison results at the timings, and a bit determining section that determines the value of the conversion object bit.Type: GrantFiled: September 12, 2007Date of Patent: October 20, 2009Assignees: Advantest Corporation, Tokyo Institute of TechnologyInventors: Yasuhide Kuramochi, Akira Matsuzawa
-
Patent number: 7583218Abstract: A comparator is provided that outputs a comparison result obtained by comparing two signals.Type: GrantFiled: November 8, 2007Date of Patent: September 1, 2009Assignee: Advantest CorporationInventor: Yasuhide Kuramochi
-
Publication number: 20090121911Abstract: A comparator is provided that outputs a comparison result obtained by comparing two signals.Type: ApplicationFiled: November 8, 2007Publication date: May 14, 2009Applicant: ADVANTEST CORPORATIONInventor: Yasuhide Kuramochi
-
Publication number: 20090121907Abstract: Provided is a D-A conversion apparatus that outputs an analog output voltage according to digital input data, which includes a capacitance array main D-A converter that supplies a main voltage according to the input data to an output terminal of the D-A conversion apparatus, a correction data output section that outputs correction data according to the input data, a capacitance array correction D-A converter that outputs a correction voltage according to the correction data, and a voltage dividing capacitor connected serially between an output end of the correction D-A converter and an output end of the main D-A converter.Type: ApplicationFiled: November 8, 2007Publication date: May 14, 2009Applicants: ADVANTEST CORPORATION, TOKYO INSTITUTE OF TECHNOLOGYInventors: Yasuhide Kuramochi, Akira Matsuzawa