Patents by Inventor Yi-Chun Chen
Yi-Chun Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240077593Abstract: An optical radar includes an optical-signal receiving unit and an optical-signal pickup unit. The optical-signal receiving unit is configured to receive a reflected light. The optical-signal pickup unit is coupled to the optical-signal receiving unit and includes a first optical-signal filtering circuit and a second optical-signal filtering unit. The first optical-signal filtering circuit is configured to filter out a first interference pulse of the reflected light, wherein the first interference pulse has a first interference voltage value higher than a reference voltage. The second optical-signal filtering circuit is coupled to the first optical-signal filtering circuit and configured to generate a clock signal comprising a clock pulse; and filter out a second interference pulse that does not match the clock pulse in time point from the reflected light.Type: ApplicationFiled: November 30, 2022Publication date: March 7, 2024Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Chun CHEN, Yi-Chi LEE, Chia-Yu HU, Ji-Bin HORNG
-
Patent number: 11925035Abstract: A hybrid random access memory for a system-on-chip (SOC), including a semiconductor substrate with a MRAM region and a ReRAM region, a first dielectric layer on the semiconductor substrate, multiple ReRAM cells in the first dielectric layer on the ReRAM region, a second dielectric layer above the first dielectric layer, and multiple MRAM cells in the second dielectric layer on the MRAM region.Type: GrantFiled: October 26, 2022Date of Patent: March 5, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Po-Kai Hsu, Hui-Lin Wang, Ching-Hua Hsu, Yi-Yu Lin, Ju-Chun Fan, Hung-Yueh Chen
-
Patent number: 11894370Abstract: Methods of cutting gate structures and fins, and structures formed thereby, are described. In an embodiment, a substrate includes first and second fins and an isolation region. The first and second fins extend longitudinally parallel, with the isolation region disposed therebetween. A gate structure includes a conformal gate dielectric over the first fin and a gate electrode over the conformal gate dielectric. A first insulating fill structure abuts the gate structure and extends vertically from a level of an upper surface of the gate structure to at least a surface of the isolation region. No portion of the conformal gate dielectric extends vertically between the first insulating fill structure and the gate electrode. A second insulating fill structure abuts the first insulating fill structure and an end sidewall of the second fin. The first insulating fill structure is disposed laterally between the gate structure and the second insulating fill structure.Type: GrantFiled: August 9, 2022Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ryan Chia-Jen Chen, Cheng-Chung Chang, Shao-Hua Hsu, Yu-Hsien Lin, Ming-Ching Chang, Li-Wei Yin, Tzu-Wen Pan, Yi-Chun Chen
-
Publication number: 20240028103Abstract: Systems, apparatuses, and methods for saving power on a bus interface are described. A system includes a host, a device, and a repeater interposed between the host and the device. While the host and device are in a low-power state, the repeater monitors a first bus to determine if the device has woken up. When the repeater detects a remote wake-up event initiated by the device, the repeater generates an interrupt which is sent to the host. The host responds to the interrupt by initiating a resume wake-up event procedure that assumes the device is still asleep. In this way, the host is able to stay in the low-power state longer while also using a wake-up procedure that does not require the host to be aware of the existence of the repeater.Type: ApplicationFiled: June 19, 2023Publication date: January 25, 2024Inventors: Itay Franko, Derek Iwamoto, Mark Ferdinand Damarillo, William O. Ferry, Yi-Chun Chen
-
Patent number: 11835547Abstract: The method for detecting mechanical and magnetic features comprises the steps of: aiming a probe of the sensor at a sample; defining several detected points for detection on the sample; detecting one of points and comprising the steps of: approaching the probe to the detected point from a predetermined height; contacting the probe with the detected point and applying a predetermined force on the detected point; making the probe far away from the detected point until to the predetermined height; shifting the probe to the next point for detection and repeating the detection; collecting the data of each of the detected points while the probe rapidly approaches to the points from the predetermined height; using a signal decomposition algorithm to transform the collected data to a plurality of data groups; and choosing a part of the data groups to be as data of feature distributions of the sample.Type: GrantFiled: February 25, 2022Date of Patent: December 5, 2023Inventors: Yi-Chun Chen, Yi-De Liou, Yi-Hsin Weng
-
Publication number: 20230387271Abstract: A method of fabricating a semiconductor device is described. A plurality of semiconductor fins is formed in a first region on a substrate. An isolation region is formed around the plurality of semiconductor fins. Dummy fins are formed extending above the isolation region and laterally adjacent the plurality of semiconductor fins. A first etch is performed to etch the plurality of semiconductor fins such that a top surface of the plurality of semiconductor fins has a same height as a top surface of the isolation region. A second etch is performed selectively etching the isolation region to form a first recess in the isolation region laterally adjacent the semiconductor fins. A third etch is performed selectively etching the plurality of semiconductor fins to remove the plurality of semiconductor fins and to etch a second recess through the isolation region into the semiconductor substrate.Type: ApplicationFiled: August 10, 2023Publication date: November 30, 2023Applicant: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Ya-Yi Tsai, Yi-Chun Chen, Wei-Han Chen, Wei-Ting Guo, Shu-Yuan Ku
-
Patent number: 11829242Abstract: Techniques are disclosed relating to improving memory reliability, e.g., in the context of memory circuits with limited reliability features. In some embodiments, memory controller circuitry is configured to communicate with memory circuitry via an interface that supports link error detection. The memory controller circuitry may, based on a corruption indicator, transmit a data and parity combination for the first data block that causes the memory circuitry to detect an uncorrectable write interface error. Subsequent reads of the location may therefore cause an uncorrectable error indication. This may advantageously allow the memory controller circuitry to propagate a corruption indicator as an uncorrectable error in the memory circuit, without requiring additional tracking of the indicator by the memory circuit or memory controller, in some embodiments.Type: GrantFiled: June 1, 2022Date of Patent: November 28, 2023Assignee: Apple Inc.Inventors: Farid Nemati, Steven R. Hutsell, Gregory S. Mathews, Yi Chun Chen, Kevin C. Wong, Kalpana Bansal
-
Patent number: 11809847Abstract: One or more computer processors identify a string within source code associated with a program integrated interface (PII). The one or more computer processors compare the identified string to a string entry comprised in a PII dictionary. The one or more computer processors, responsive to a match between the identified string and the string entry in the PII dictionary, classify the identified string as translatable or non-translatable based on a classification associated with the string entry. The one or more computer processors, responsive to a non-match between the identified string and the string entry in the PII dictionary, classify the identified string as translatable or non-translatable utilizing a hyperplane model trained with a margin (C) derived from unlimited search. The one or more computer processors, responsive to a classified translatable string, translate the classified translatable string.Type: GrantFiled: March 16, 2022Date of Patent: November 7, 2023Assignee: International Business Machines CorporationInventors: Chia Hsin Chuang, Hsinchi Chang, Fan Yang, Shun Jie Yu, Yi-Chun Chen, Chao Yuan Huang
-
Patent number: 11791403Abstract: A method of fabricating a semiconductor device is described. A plurality of semiconductor fins is formed in a first region on a substrate. An isolation region is formed around the plurality of semiconductor fins. Dummy fins are formed extending above the isolation region and laterally adjacent the plurality of semiconductor fins. A first etch is performed to etch the plurality of semiconductor fins such that a top surface of the plurality of semiconductor fins has a same height as a top surface of the isolation region. A second etch is performed selectively etching the isolation region to form a first recess in the isolation region laterally adjacent the semiconductor fins. A third etch is performed selectively etching the plurality of semiconductor fins to remove the plurality of semiconductor fins and to etch a second recess through the isolation region into the semiconductor substrate.Type: GrantFiled: August 28, 2021Date of Patent: October 17, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ya-Yi Tsai, Yi-Chun Chen, Wei-Han Chen, Wei-Ting Guo, Shu-Yuan Ku
-
Publication number: 20230325274Abstract: Techniques are disclosed relating to improving memory reliability. In some embodiments, memory circuitry includes memory cells configured to store data, interface circuitry, and on-die error correcting code (ECC) circuitry. The ECC circuitry may check read data from the memory cells for errors and correct detected correctable errors to generate corrected data. The memory circuitry may provide read data to a requesting circuit via the interface circuitry, including one or more sets of corrected data from the on-die ECC circuitry. The memory circuitry may provide a decoding status flag (DSF) via the interface circuitry, including to: set the DSF to a first value in response to no error being detected for a given set of provided read data, set the DSF to a second value in response to a correctable error that was detected and corrected by the on-die ECC circuitry to provide a given set of read data, and set the DSF to a third value in response to an uncorrectable error detected by the on-die ECC circuitry.Type: ApplicationFiled: May 24, 2023Publication date: October 12, 2023Inventors: Farid Nemati, Steven R. Hutsell, Gregory S. Mathews, Yi Chun Chen, Kevin C. Wong, Kalpana Bansal
-
Publication number: 20230325344Abstract: An apparatus includes components, a distributed timebase circuit, an interface and a Time Synchronization Circuit (TSC). The timebase circuit is configured to provide local timebases in physical proximity to the components, and synchronize the local timebases to a global timebase so as to provide a consistent time measurement. The interface is configured to be coupled to one or more devices. Transmissions on the interface are logically divided into a plurality of frames. Time on the interface is defined based on a frame number identifying a particular frame. The TSC is configured to capture a first timestamp based on the frame number corresponding to a point in time on the interface, and to concurrently capture a second timestamp based on a local timebase corresponding to the point in time, wherein the first timestamp and the second timestamp correlate time on the interface to the consistent time measurement.Type: ApplicationFiled: June 14, 2023Publication date: October 12, 2023Inventors: John H. Kelm, Alexei E. Kosut, Yi Chun Chen
-
Publication number: 20230297347Abstract: One or more computer processors identify a string within source code associated with a program integrated interface (PII). The one or more computer processors compare the identified string to a string entry comprised in a PII dictionary. The one or more computer processors, responsive to a match between the identified string and the string entry in the PII dictionary, classify the identified string as translatable or non-translatable based on a classification associated with the string entry. The one or more computer processors, responsive to a non-match between the identified string and the string entry in the PII dictionary, classify the identified string as translatable or non-translatable utilizing a hyperplane model trained with a margin (C) derived from unlimited search. The one or more computer processors, responsive to a classified translatable string, translate the classified translatable string.Type: ApplicationFiled: March 16, 2022Publication date: September 21, 2023Inventors: Chia Hsin Chuang, AUSTIN CHANG, Fan Yang, Shun Jie Yu, Yi-Chun Chen, Chao Yuan Huang
-
Publication number: 20230253263Abstract: An anchored cut-metal gate (CMG) plug, a semiconductor device including the anchored CMG plug and methods of forming the semiconductor device are disclosed herein. The method includes performing a series of etching processes to form a trench through a metal gate electrode, through an isolation region, and into a semiconductor substrate. The trench cuts-through and separates the metal gate electrode into a first metal gate and a second metal gate and forms a recess in the semiconductor substrate. Once the trench has been formed, a dielectric plug material is deposited into the trench to form a CMG plug that is anchored within the recess of the semiconductor substrate and separates the first and second metal gates. As such, the anchored CMG plug provides high levels of resistance to reduce leakage current within the semiconductor device during operation and allowing for improved V-trigger performance of the semiconductor device.Type: ApplicationFiled: April 17, 2023Publication date: August 10, 2023Inventors: Yi-Chun Chen, Ya-Yi Tsai, I-Wei Yang, Ryan Chia-Jen Chen, Shu-Yuan Ku
-
Publication number: 20230251930Abstract: Techniques are disclosed relating to improving memory reliability, e.g., in the context of memory circuits with limited reliability features. In some embodiments, memory controller circuitry is configured to communicate with memory circuitry via an interface that supports link error detection. The memory controller circuitry may, based on a corruption indicator, transmit a data and parity combination for the first data block that causes the memory circuitry to detect an uncorrectable write interface error. Subsequent reads of the location may therefore cause an uncorrectable error indication. This may advantageously allow the memory controller circuitry to propagate a corruption indicator as an uncorrectable error in the memory circuit, without requiring additional tracking of the indicator by the memory circuit or memory controller, in some embodiments.Type: ApplicationFiled: June 1, 2022Publication date: August 10, 2023Inventors: Farid Nemati, Steven R. Hutsell, Gregory S. Mathews, Yi Chun Chen, Kevin C. Wong, Kalpana Bansal
-
Patent number: 11719766Abstract: A magnetic distribution detection method includes the steps of providing a magnetic sensor and a sample, selecting a multiple of measuring points on the sample, sensing the measuring points by the magnetic sensor, obtaining a multiple of sense data and a series of the heights of the magnetic sensor from each measuring point, using a signal decomposition algorithm to convert these sense data into data groups, and selecting one of the data groups as the magnetic distribution data of the sample.Type: GrantFiled: January 27, 2022Date of Patent: August 8, 2023Inventors: Yi-Chun Chen, Yi-De Liou, Guo-Wei Huang
-
Patent number: 11720520Abstract: An apparatus includes components, a distributed timebase circuit, an interface and a Time Synchronization Circuit (TSC). The timebase circuit is configured to provide local timebases in physical proximity to the components, and synchronize the local timebases to a global timebase so as to provide a consistent time measurement. The interface is configured to be coupled to one or more devices. Transmissions on the interface are logically divided into a plurality of frames. Time on the interface is defined based on a frame number identifying a particular frame. The TSC is configured to capture a first timestamp based on the frame number corresponding to a point in time on the interface, and to concurrently capture a second timestamp based on a local timebase corresponding to the point in time, wherein the first timestamp and the second timestamp correlate time on the interface to the consistent time measurement.Type: GrantFiled: November 25, 2021Date of Patent: August 8, 2023Assignee: APPLE INC.Inventors: John H Kelm, Alexei E Kosut, Yi Chun Chen
-
Patent number: 11703935Abstract: Systems, apparatuses, and methods for saving power on a bus interface are described. A system includes a host, a device, and a repeater interposed between the host and the device. While the host and device are in a low-power state, the repeater monitors a first bus to determine if the device has woken up. When the repeater detects a remote wake-up event initiated by the device, the repeater generates an interrupt which is sent to the host. The host responds to the interrupt by initiating a resume wake-up event procedure that assumes the device is still asleep. In this way, the host is able to stay in the low-power state longer while also using a wake-up procedure that does not require the host to be aware of the existence of the repeater.Type: GrantFiled: July 31, 2020Date of Patent: July 18, 2023Assignee: Apple Inc.Inventors: Itay Franko, Derek Iwamoto, Mark Ferdinand Damarillo, William O. Ferry, Yi-Chun Chen
-
Publication number: 20230223399Abstract: A resistor with GaN structures, including a GaN layer with a 2DEG resistor region and an undoped polysilicon resistor region, an AlGaN barrier layer on the GaN layer in the 2DEG resistor region, multiple p-type doped GaN capping layers arranged on the AlGaN barrier layer so that the GaN layer not covered by the p-type doped GaN capping layers in the 2DEG resistor region is converted into a 2DEG resistor, a passivation layer on the GaN layer, and an undoped polysilicon layer on the passivation layer in the undoped polysilicon resistor region and functions as an undoped polysilicon resistor.Type: ApplicationFiled: March 8, 2023Publication date: July 13, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Kuo-Hsing Lee, Sheng-Yuan Hsueh, Chien-Liang Wu, Te-Wei Yeh, Yi-Chun Chen
-
Patent number: D996682Type: GrantFiled: October 21, 2021Date of Patent: August 22, 2023Assignee: TIMOTION TECHNOLOGY CO., LTD.Inventor: Yi-Chun Chen
-
Patent number: D1009805Type: GrantFiled: May 31, 2022Date of Patent: January 2, 2024Assignee: TIMOTION TECHNOLOGY CO., LTD.Inventor: Yi-Chun Chen