Patents by Inventor Yider Wu
Yider Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110070705Abstract: A manufacturing method of a NOR flash memory with phosphorous and arsenic ion implantations mainly implants both phosphorous and arsenic ions on a drain area of a transistor memory unit, and controls specific energy and dosage for the implantation to reduce the defects of a memory device and improve the yield rate of the NOR flash memory.Type: ApplicationFiled: September 18, 2009Publication date: March 24, 2011Applicant: Eon Silicon Solutions Inc.Inventors: SHENG-DA LIU, YIDER WU
-
Publication number: 20110037115Abstract: A method for forming a memory device is provided. A nitride layer is formed over a substrate. The nitride layer and the substrate are etched to form a trench. The nitride layer is trimmed on opposite sides of the trench to widen the trench within the nitride layer. The trench is filled with an oxide material. The nitride layer is stripped from the memory device, forming a mesa above the trench.Type: ApplicationFiled: October 22, 2010Publication date: February 17, 2011Applicants: SPANSION LLC, ADVANCED MICRO DEVICES, INC.Inventors: Unsoon KIM, Angela T. HUI, Yider WU, Kuo-Tung CHANG, Hiroyuki KINOSHITA
-
Patent number: 7842618Abstract: A method for forming a memory device is provided. A nitride layer is formed over a substrate. The nitride layer and the substrate are etched to form a trench. The nitride layer is trimmed on opposite sides of the trench to widen the trench within the nitride layer. The trench is filled with an oxide material. The nitride layer is stripped from the memory device, forming a mesa above the trench.Type: GrantFiled: August 1, 2005Date of Patent: November 30, 2010Assignees: Spansion LLC, Advanced Micro Devices, Inc.Inventors: Unsoon Kim, Angela T. Hui, Yider Wu, Kuo-Tung Chang, Hiroyuki Kinoshita
-
Publication number: 20100230738Abstract: In a method of manufacturing a NOR flash memory structure, a highly-doped ion implantation process is performed to form a highly-doped drain region to overlap with a lightly-doped drain region. Therefore, the flash memory structure can have a reduced drain junction depth to improve the short channel effect while protecting the lightly-doped drain region from being punched through during an etching process for forming a contact hole.Type: ApplicationFiled: March 10, 2009Publication date: September 16, 2010Applicant: EON SILICON SOLUTIONS INC.Inventors: Yider Wu, Yung-Chung Lee, Yi-Hsiu Chen
-
Publication number: 20100227447Abstract: A flash memory device manufacturing process includes the steps of providing a semiconductor substrate; forming two gate structures on the substrate; performing an ion implantation process to form two first source regions in the substrate at two lateral outer sides of the two gate structures; performing a further ion implantation process to form a first drain region in the substrate between the two gate structures; performing a pocket implantation process between the gate structures to form two doped regions in the substrate at two opposite sides of the first drain region; forming two facing L-shaped spacer walls between the two gate structures above the first drain region; performing an ion implantation process to form a second drain region beneath the first drain region, both of which having a steep junction profile compared to the first source regions; and forming a barrier plug above the first drain region.Type: ApplicationFiled: March 6, 2009Publication date: September 9, 2010Applicant: EON SILICON SOLUTIONS INC.Inventors: Hung-Wei Chen, Yider Wu
-
Publication number: 20100227460Abstract: In a method of manufacturing a NOR flash memory, when the memory device dimensions are further reduced, the forming of spacers at two lateral sides of the gate structures is omitted, and a space between two gate structures can be directly filled up with a dielectric spacer or a shallow trench isolation (STI) layer. Therefore, it is possible to avoid the problem of increased difficulty in manufacturing memory device caused by forming spacers in an extremely small space between the gate structures. The method also enables omission of the self-alignment step needed to form the salicide layer. Therefore, the difficulty in self-alignment due to the extremely small space between the gate structures can also be avoided.Type: ApplicationFiled: March 6, 2009Publication date: September 9, 2010Applicant: EON SILICON SOLUTIONS INC.Inventors: Yider Wu, Yung-Chung Lee, Yi-Hsiu Chen
-
Publication number: 20100197108Abstract: A non-volatile semiconductor manufacturing method comprises the steps of making element isolation/insulation films that partitions element-forming regions in a semiconductor substrate; stacking a floating gate on the semiconductor substrate via a first gate insulating film; stacking a second gate insulating film formed on the floating gate, and stacking a control gate formed on the floating gate via the second gate insulating film, and self-aligning source and drain diffusion area with the control gate. In the process of stacking a floating gate by partially etching a field oxide film in a select gate area, followed by floating gate formed in a element-forming region and select gate region, and followed by a chemical mechanical polish(CMP) process, both floating gate and select gate is hereby formed simultaneously. Thereby, when memory cells are miniaturized, the invention allows the process to be simple and reduce the defect density.Type: ApplicationFiled: April 16, 2010Publication date: August 5, 2010Applicant: EON SILICON SOLUTION INC.Inventor: Yider Wu
-
Publication number: 20100171161Abstract: In a method of manufacturing a double-implant NOR flash memory structure, a phosphorus ion implantation process is performed, so that a P-doped drain region is formed in a semiconductor substrate between two gate structures to overlap with a highly-doped drain (HDD) region and a lightly-doped drain (LDD) region. Therefore, the electric connection at a junction between the HDD region and the LDD region is enhanced and the carrier mobility in the memory is not lowered while the problems of short channel effect and punch-through of LDD region are solved.Type: ApplicationFiled: January 8, 2009Publication date: July 8, 2010Applicant: EON SILICON SOLUTION INC.Inventors: Yider Wu, Yung-Chung Lee, Yi-Hsiu Chen
-
Publication number: 20100099262Abstract: In a method of manufacturing a non-volatile memory cell, a self-aligned metal silicide is used in place of a conventional tungsten metal layer to form a polysilicon gate, and the self-aligned metal silicide is used as a connection layer on the polysilicon gate. By using the self-aligned metal silicide to form the polysilicon gate, the use of masks in the etching process may be saved to thereby enable simplified manufacturing process and accordingly, reduced manufacturing cost. Meanwhile, the problem of resistance shift caused by an oxidized tungsten metal layer can be avoided.Type: ApplicationFiled: October 20, 2008Publication date: April 22, 2010Inventors: Yi-Hsiu Chen, Yung-Chung Lee, Yider Wu
-
Publication number: 20100090256Abstract: A semiconductor structure with stress regions includes a substrate defining a first and a second device zone; a first and a second stress region formed in each of the first and second device zones to yield stress different in level; and a barrier plug separating the two device zones from each other. Due to the stress yielded at the stress regions, increased carrier mobility and accordingly, increased reading current can be obtained, and a relatively lower reading voltage is needed to obtain initially required reading current. As a result, the probability of stress-induced leakage current (SILC) is reduced and the semiconductor memory structure may have enhanced data retention ability.Type: ApplicationFiled: October 10, 2008Publication date: April 15, 2010Inventors: Hung-Wei Chen, Yider Wu
-
Publication number: 20100065893Abstract: A semiconductor memory structure with stress regions includes a substrate defining a first and a second device zone; a first and a second stress region formed in each of the first and second device zone to yield stress different in level; a barrier plug separating the two device zones from each other; and a plurality of oxide spacers being located between the first stress regions and the barrier plug while in direct contact with the first stress regions. Due to the stress yielded at the stress regions, increased carrier mobility and accordingly, increased reading current can be obtained, and only a relatively lower reading voltage is needed to obtain an initially required reading current. As a result, the probability of stress-induced leakage current is reduced to enhance the data retention ability.Type: ApplicationFiled: September 18, 2008Publication date: March 18, 2010Applicant: EON SILICON SOLUTION INC.Inventors: Hung-Wei Chen, Yider Wu
-
Patent number: 7632749Abstract: A semiconductor device is disclosed and provided. The semiconductor device includes a pad metal layer having a perimeter area and a center area. Further, the semiconductor device has a lower metal layer having a plurality of apertures below the center area of the pad metal layer. Moreover, an interlayer dielectric is formed between the pad metal layer and the lower metal layer. In an embodiment, the semiconductor device also includes a plurality of vias formed in the interlayer dielectric. The vias electrically couple the pad metal layer and the lower metal layer. Additionally, the vias are located below the perimeter area of the pad metal layer.Type: GrantFiled: April 13, 2004Date of Patent: December 15, 2009Assignee: Spansion LLCInventors: Hiroyuki Ogawa, Yider Wu, Nian Yang, Kuo-Tung Chang, Yu Sun
-
Patent number: 7529132Abstract: A single-poly non-volatile memory includes a storing node, a control node and a floating gate. While a programming operation is executed, a bit line is provided with a low voltage and a control line is provided with a high voltage so that a coupling voltage occurs in the floating gate. The voltage difference between the floating gate and the storing node is able to send electrons into the floating gate, but the voltage difference between the floating gate and the control node is not enough to expel electrons from the floating gate. While an erasing operation is executed, a bit line is provided with a high voltage and a control line is provided with a low voltage so that a coupling voltage occurs on the floating gate. The voltage difference between the floating gate and the storing node is able to expel electrons from the floating gate, but the voltage difference between the floating gate and the control node is not enough to send electrons into the floating gate.Type: GrantFiled: June 13, 2007Date of Patent: May 5, 2009Assignee: Eon Silicon Solution Inc.Inventors: Chao Yang Chen, Yider Wu, Hsiao Hua Lu
-
Publication number: 20090086548Abstract: A flash memory applied in NAND and/or NOR flash memory has a silicon-oxide-nitride-oxide-silicon cell structure, uses channel-hot-electron injection as a write mechanism thereof to have a localized trapping characteristic, and uses hot-hole injection as an erase mechanism thereof. The flash memory uses an oxide-nitride-oxide structure to replace a floating gate, and thereby solves the problem of an entire leakage caused by a local leakage of the floating gate. The flash memory may be miniaturized without the problem of data mutual interference, and may be easily integrated into the CMOS process to largely reduce the manufacturing cost thereof. Meanwhile, the flash memory also enables faster program time and erase time.Type: ApplicationFiled: October 2, 2007Publication date: April 2, 2009Applicant: EON SILICON SOLUTION, INC.Inventors: Yider Wu, Yung-Chung Lee
-
Publication number: 20080273399Abstract: A single-poly non-volatile memory includes a storing node, a control node and a floating gate. While a programming operation is executed, a bit line is provided with a low voltage and a control line is provided with a high voltage so that a coupling voltage occurs in the floating gate. The voltage difference between the floating gate and the storing node is able to send electrons into the floating gate, but the voltage difference between the floating gate and the control node is not enough to expel electrons from the floating gate. While an erasing operation is executed, a bit line is provided with a high voltage and a control line is provided with a low voltage so that a coupling voltage occurs on the floating gate. The voltage difference between the floating gate and the storing node is able to expel electrons from the floating gate, but the voltage difference between the floating gate and the control node is not enough to send electrons into the floating gate.Type: ApplicationFiled: June 13, 2007Publication date: November 6, 2008Applicant: EON SILICON SOLUTION INC.Inventors: Chao Yang Chen, Yider Wu, Hsiao Hua Lu
-
Patent number: 7408220Abstract: A method of fabricating a non-volatile memory is provided. A plurality of columns of isolation structures are formed on a substrate. A plurality of rows of stacked gate structures crossing over the isolation structures are formed on the substrate. A plurality of doping regions are formed in the substrate between two neighboring stacked gate structures. A plurality of stripes of spacers are formed on the sidewalls of stacked gate structures. A plurality of first dielectric layers are formed on a portion of the isolation structures adjacent to two rows of stacked gate structures. Also, one isolation structure is disposed between two neighboring first dielectric layers in the same row, while two neighboring rows comprising the first dielectric layer and the isolation structure are arranged in an interlacing manner. A plurality of first conductive layers are formed between two neighboring first dielectric layers in the same row.Type: GrantFiled: August 8, 2006Date of Patent: August 5, 2008Assignee: MACRONIX International Co., Ltd.Inventors: Jongoh Kim, Yider Wu, Kent-Kuohua Chang
-
Publication number: 20080079059Abstract: A non-volatile semiconductor memory device, which is intended to prevent data destruction by movements of electric charges between floating gates and thereby improve the reliability, includes element isolation/insulation films buried into a silicon substrate to isolate stripe-shaped element-forming regions. Formed on the substrate area floating gate via a first gate insulating film and further a control gate via a second gate insulating film. Source and drain diffusion layers are formed in self-alignment with control gates. The second gate insulating film on the floating gate is divided and separated together with the floating gate by slits above the element isolation/insulation films into discrete portions of individual memory cells. The select gate is formed with a STI recess process in advance locally in the select area.Type: ApplicationFiled: April 20, 2007Publication date: April 3, 2008Applicant: Eon Silicon Solution Inc.Inventor: Yider Wu
-
Patent number: 7344938Abstract: A method of fabricating a memory device is described. During the process of forming the memory cell area and the periphery area of a semiconductor device a photoresist layer is formed on the memory cell area before the spacers are formed on the sidewalls of the gates. Therefore, the memory cell area is prevented from being damaged to mitigate the leakage current problem during the process of forming spacers in the periphery circuit area.Type: GrantFiled: May 7, 2007Date of Patent: March 18, 2008Assignee: MACRONIX International Co., Ltd.Inventors: Kent Kuohua Chang, Jongoh Kim, Yider Wu
-
Publication number: 20070262412Abstract: A method and device for avoiding oxide gouging in shallow trench isolation (STI) regions of a semiconductor device. A trench may be etched in an STI region and filled with insulating material. An anti-reflective coating (ARC) layer may be deposited over the STI region and extend beyond the boundaries of the STI region. A portion of the ARC layer may be etched leaving a remaining portion of the ARC layer over the STI region and extending beyond the boundaries of the STI region. A protective cap may be deposited to cover the remaining portion of the ARC layer as well as the insulating material. The protective cap may be etched back to expose the ARC layer. However, the protective cap still covers and protects the insulating material. By providing a protective cap that covers the insulating material, gouging of the insulating material in STI regions may be avoided.Type: ApplicationFiled: July 23, 2007Publication date: November 15, 2007Applicant: Spansion LLCInventors: Angela Hui, Jusuke Ogura, Yider Wu
-
Publication number: 20070259493Abstract: A method of fabricating a memory device is described. During the process of forming the memory cell area and the periphery area of a semiconductor device a photoresist layer is formed on the memory cell area before the spacers are formed on the sidewalls of the gates. Therefore, the memory cell area is prevented from being damaged to mitigate the leakage current problem during the process of forming spacers in the periphery circuit area.Type: ApplicationFiled: May 7, 2007Publication date: November 8, 2007Inventors: KENT KUOHUA CHANG, Jongoh Kim, Yider Wu