Patents by Inventor Yoshifumi Yaoi
Yoshifumi Yaoi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7372758Abstract: A memory cell array employs a memory element as a memory cell. The memory element is constructed of a gate electrode formed via a gate insulation film on a semiconductor layer, a channel region arranged under the gate electrode, diffusion regions that are arranged on both sides of the channel region and have a conductive type opposite to that of the channel region, and memory function bodies that are arranged on both sides of the gate electrode and have a function to retain electric charges. When first and second power voltages VCC1 and VCC2 supplied from the outside are lower than a prescribed voltage, a rewrite command to a memory circuit 34 that includes the memory cell array is inhibited by a lockout circuit 33a.Type: GrantFiled: October 2, 2003Date of Patent: May 13, 2008Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Kei Tokui, Masaru Nawaki
-
Patent number: 7315603Abstract: There is provided a semiconductor storage device and portable electronic equipment including a nonvolatile memory element that can easily be miniaturized. The semiconductor storage device includes a memory cell array 21 in which a plurality of memory elements 1 are arranged and a write state machine 32. The memory element 1 includes a gate electrode 104 formed on a semiconductor layer 102 via a gate insulator 103, a channel region arranged below the gate electrode 104, diffusion regions 107a, 107b that are located on both sides of the channel region and have a conductive type opposite to that of the channel region and memory function bodies 109 that are located on both sides of the gate electrode 104 and have a function to retain electric charge. The write state machine 32 can selectively prevent program and erase of data in the memory elements within a predetermined range.Type: GrantFiled: May 19, 2004Date of Patent: January 1, 2008Assignee: Sharp Kabushiki KaishaInventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Publication number: 20070097762Abstract: A semiconductor storage device includes a plurality of memory elements and a redundancy circuit. Each of the memory elements includes a gate electrode provided on a semiconductor layer, a gate insulating film intervening between the gate electrode and the semiconductor layer, a channel region provided under the gate electrode, diffusion regions respectively provided at both sides of the channel region, the diffusion regions having a conductivity type which is opposite a conductivity type of the channel region, and memory functioning members respectively provided at both sides of the gate electrode, the memory functioning members having a function of holding charge. The redundancy circuit addresses a single chip memory including cells associated with a plurality of redundant lines and includes a decoder for selecting a redundant row. The semiconductor storage device can permanently inactivate further programming of the redundancy circuit in order to prevent a user from performing inadvertent programming.Type: ApplicationFiled: December 20, 2006Publication date: May 3, 2007Inventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Patent number: 7203118Abstract: When an input voltage determining circuit 24 determines that an input voltage exceeds a prescribed voltage, a control circuit 25 of a positive polarity power selector circuit 22 turns on a first switch SW1 and turns off second and third switches SW2 and SW3, thereby supplying the input voltage to a memory cell array 21 via the first switch SW1. When the input voltage determining circuit 24 determines that the input voltage is not higher than the prescribed voltage, the control circuit 25 turns off the first switch SW1 and turns on the second and third switches SW2 and SW3, thereby supplying a voltage from a charge pump 23 via the second and third switches SW2 and SW3. By this operation, the memory element is able to retain storage of two bits or more even if miniaturized, to execute stable operation with a small circuit area and to prevent circuit malfunction attributed to a small current supplied to the memory cell array.Type: GrantFiled: September 10, 2003Date of Patent: April 10, 2007Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Masaru Nawaki, Kei Tokui
-
Patent number: 7177188Abstract: A semiconductor memory device includes: a memory cell having a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region disposed below the gate electrode, a diffusion region disposed on both sides of the channel region and having a conductive type opposite to that of the channel region, and memory functional units formed on both sides of the gate electrode and having a function of retaining charges; and an amplifier, the memory cell and the amplifier being connected to each other so that an output of the memory cell is inputted to the amplifier.Type: GrantFiled: February 11, 2004Date of Patent: February 13, 2007Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Akihide Shibata, Yoshifumi Yaoi, Yasuaki Iwase, Masaru Nawaki, Yoshinao Morikawa, Kenichi Tanaka
-
Patent number: 7170791Abstract: A programming verification method of verifying programming of a nonvolatile memory cell, the method comprising at least the steps of: selecting first, second, . . . and n-th references corresponding to first, second, . . . and n-th threshold voltages specifying lower limit values of states 1, 2, . . .Type: GrantFiled: May 19, 2004Date of Patent: January 30, 2007Assignee: Sharp Kabushiki KaishaInventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Patent number: 7170789Abstract: Characteristic fluctuation of a reference cell due to read disturb is prevented. A memory cell 27m and a reference cell 27r respectively have memory function bodies that are formed on both sides of a gate electrode and have a function to retain electric charge or polarization. The memory cell 27m can store independent information pieces in memory function bodies 27mr and 27ml located on both sides of the gate electrode and the independent information pieces are read therefrom. On the other hand, in the reference cell 27r, only the information piece stored in a memory function body 27rl located on one side of the gate electrode is referred to in a sense amplifier 22.Type: GrantFiled: August 30, 2005Date of Patent: January 30, 2007Assignee: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Yoshifumi Yaoi, Akihide Shibata
-
Patent number: 7167402Abstract: A semiconductor storage device includes a plurality of memory elements and a redundancy circuit. Each of the memory elements includes a gate electrode provided on a semiconductor layer, a gate insulating film intervening between the gate electrode and the semiconductor layer, a channel region provided under the gate electrode, diffusion regions respectively provided at both sides of the channel region, the diffusion regions having a conductivity type which is opposite a conductivity type of the channel region, and memory functioning members respectively provided at both sides of the gate electrode, the memory functioning members having a function of holding charge. The redundancy circuit addresses a single chip memory including cells associated with a plurality of redundant lines and includes a decoder for selecting a redundant row. The semiconductor storage device can permanently inactivate further programming of the redundancy circuit in order to prevent a user from performing inadvertent programming.Type: GrantFiled: May 19, 2004Date of Patent: January 23, 2007Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Publication number: 20060244049Abstract: A memory cell array employs a memory element as a memory cell. The memory element is constructed of a gate electrode formed via a gate insulation film on a semiconductor layer, a channel region arranged under the gate electrode, diffusion regions that are arranged on both sides of the channel region and have a conductive type opposite to that of the channel region, and memory function bodies that are arranged on both sides of the gate electrode and have a function to retain electric charges. When first and second power voltages VCC1 and VCC2 supplied from the outside are lower than a prescribed voltage, a rewrite command to a memory circuit 34 that includes the memory cell array is inhibited by a lockout circuit 33a.Type: ApplicationFiled: October 2, 2003Publication date: November 2, 2006Applicant: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Kei Tokui, Masaru Nawaki
-
Patent number: 7102941Abstract: A semiconductor memory device including (A) a global line; (B) a memory array having (i) a local line, (ii) a decoder connected to the global line and the local line, and (iii) a memory block and a redundant block each constructed by a plurality of memory cells each having a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region disposed below the gate electrode, a diffusion region disposed on both sides of the channel region and having a conductive type opposite to that of the channel region, and a memory functional unit formed on both sides of the gate electrode and having the function of retaining charges, the memory array having the function that when the decoder is usable, the global line is selectively connected to one of the local lines in accordance with address information and, when a defective block is included in the memory blocks and the decoder is unusable, the local line is separated from the global line and the defective block is replaced with the redundantType: GrantFiled: May 18, 2004Date of Patent: September 5, 2006Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Masaru Nawaki, Yasuaki Iwase, Yoshinao Morikawa
-
Patent number: 7092295Abstract: A semiconductor memory device includes a controller programming a nonvolatile memory cell by applying a first pulse so that a charge amount smaller than a target charge amount is accumulated in the nonvolatile memory cell, a second pulse train so that a second charge amount smaller than the target charge amount and larger than the first charge amount is accumulated in the nonvolatile memory cell, and a third pulse train so that a third charge amount falling within an allowable error range of the target charge amount is accumulated. The semiconductor memory cell includes a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region disposed under the gate electrode, diffusion regions disposed on both sides of the channel region and memory functional units formed on both sides of the gate electrode.Type: GrantFiled: May 18, 2004Date of Patent: August 15, 2006Assignee: Sharp Kabushiki KaishaInventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Patent number: 7085166Abstract: A semiconductor memory device includes: a plurality of nonvolatile memory cells; a first load cell for generating a read voltage relative to a read current during reading from a selected nonvolatile memory cell; a reference cell for storing a reference state corresponding to a reference current of the selected nonvolatile memory cell; a second load cell for generating a voltage based on the reference current through the reference cell; and a programming circuit for generating a reference voltage equal to a voltage obtained from a specific current-voltage characteristic of the first load cell with respect to the reference current and programming the reference cell so as to equalize the voltage of the second load cell with the reference voltage, thereby to compensate for variations in the first load cell.Type: GrantFiled: May 18, 2004Date of Patent: August 1, 2006Assignee: Sharp Kabushiki KaishaInventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Patent number: 7079421Abstract: This invention is a method of improving a data retention ability of a semiconductor memory device having a plurality of nonvolatile memory cells storing a plurality of memory states. The method includes the steps of: (a) selecting the nonvolatile memory cells in a first memory group each of which accumulates charges higher in level than a first threshold from the plurality of nonvolatile memory cells; (b) extracting the nonvolatile memory cells in a first sub-group each of which accumulates the charges lower in level than a second threshold from the nonvolatile memory cells in the first memory group; and (c) programming the nonvolatile memory cells in the first sub-group until each of the nonvolatile memory cells accumulates the charges higher in level than the second threshold.Type: GrantFiled: May 19, 2004Date of Patent: July 18, 2006Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Patent number: 7064982Abstract: A semiconductor memory device includes a memory cell including a gate electrode formed on a semiconductor layer via a gate insulating film, a channel region disposed under the gate electrode, diffusion regions disposed on both sides of the channel region and having a conductive type opposite to that of the channel region, and memory functional units formed on both sides of the gate electrode and having a function of retaining charges; a switching transistor circuit including a negative voltage switching circuit for applying a negative voltage to the gate electrode of the memory cell, and a switching transistor connected to an output of the negative voltage switching circuit and a first voltage source for outputting a voltage having a voltage level lower than zero volt; a pull-up circuit connected to a control terminal of the switching transistor and selectively connected to a second voltage source for outputting a voltage having a voltage level higher than zero volt; and a pull-down circuit connected to the fType: GrantFiled: May 13, 2004Date of Patent: June 20, 2006Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Patent number: 7061808Abstract: A semiconductor memory device includes a memory array; a storage section that receives a maximum pulse value from a user of the semiconductor memory device; a control section that executes a writing processing or an erasing processing for the memory array and restarts the writing or erasing processing in the case where the processing for the memory array has failed; a counter section that counts up a number of processings performed by the control section; and a detection section that detects when the number of processings is equal to the maximum pulse value to prevent the control section from restarting the writing or erasing processing.Type: GrantFiled: May 18, 2004Date of Patent: June 13, 2006Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Publication number: 20060109729Abstract: When an input voltage determining circuit 24 determines that an input voltage exceeds a prescribed voltage, a control circuit 25 of a positive polarity power selector circuit 22 turns on a first switch SW1 and turns off second and third switches SW2 and SW3, thereby supplying the input voltage to a memory cell array 21 via the first switch SW1. When the input voltage determining circuit 24 determines that the input voltage is not higher than the prescribed voltage, the control circuit 25 turns off the first switch SW1 and turns on the second and third switches SW2 and SW3, thereby supplying a voltage from a charge pump 23 via the second and third switches SW2 and SW3. By this operation, the memory element is able to retain storage of two bits or more even if miniaturized, to execute stable operation with a small circuit area and to prevent circuit malfunction attributed to a small current supplied to the memory cell array.Type: ApplicationFiled: September 10, 2003Publication date: May 25, 2006Applicant: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Masaru Nawaki, Kei Tokui
-
Patent number: 7050337Abstract: A writing control system providing high-speed writing to a nonvolatile semiconductor storage device, includes (a) a plurality of memory elements each having: a gate electrode provided on a semiconductor layer with an intervening gate insulating film; a channel region provided beneath the gate electrode; a diffusion region provided on both sides of the channel region, having an opposite polarity to the channel region; and a memory functioning member, provided on both sides of the gate electrode, having a function of holding electric charges, (b) a memory array including a page buffer circuit, and (c) CPU controlling writing to the memory array. The CPU loads a first plane of the page buffer circuit with a first byte of data and writes with the first byte of data stored in the first plane.Type: GrantFiled: May 19, 2004Date of Patent: May 23, 2006Assignee: Sharp Kabushiki KaishaInventors: Yasuaki Iwase, Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Patent number: 7038282Abstract: A semiconductor storage device includes a voltage supply circuit generating a voltage of 5V, a voltage polarity inversion circuit generating a voltage of ?5V, a select-and-connect circuit supplying the voltages of 5V and ?5V to a memory cell array, a 5 V voltage level detection circuit detecting the voltage derived from the voltage supply circuit, and a ?5 V voltage level detection circuit detecting the voltage derived from the voltage polarity inversion circuit. Absolute values of the voltages detected by the voltage level detection circuits are lower than ever before. This allows a gate insulation film to be thinner. A memory-function film is formed on both sides of a gate electrode in the semiconductor storage device. This also make the gate insulation film thinner. The thin gate insulation film suppresses the short-channel effect, so that each memory element of the memory cell array is miniaturized.Type: GrantFiled: February 4, 2004Date of Patent: May 2, 2006Assignee: Sharp Kabushiki KaishaInventors: Kei Tokui, Hiroshi Iwata, Yoshifumi Yaoi, Akihide Shibata, Masaru Nawaki
-
Patent number: 7009884Abstract: A semiconductor storage device includes a memory cell array 21 in which a plurality of memory elements are arranged and a program verify circuit 30. The memory element 1, 33 includes a gate electrode 104 formed on a semiconductor layer 102 via a gate insulator 103, a channel region arranged below the gate electrode 104, diffusion regions 107a, 107b that are located on opposite sides of the channel region and have a conductive type opposite to that of the channel region, and memory function bodies 109 that are located on opposite sides of the gate electrode 104 and have a function of retaining electric charge. A program load register 32 of the program verify circuit 30 eliminates a state that a memory element 33 which has initially been verified as having been correctly programmed needs to be further programmed.Type: GrantFiled: May 19, 2004Date of Patent: March 7, 2006Assignee: Sharp Kabushiki KaishaInventors: Yoshifumi Yaoi, Hiroshi Iwata, Akihide Shibata, Yoshinao Morikawa, Masaru Nawaki
-
Publication number: 20060044886Abstract: Characteristic fluctuation of a reference cell due to read disturb is prevented. A memory cell 27m and a reference cell 27r respectively have memory function bodies that are formed on both sides of a gate electrode and have a function to retain electric charge or polarization. The memory cell 27m can store independent information pieces in memory function bodies 27mr and 27ml located on both sides of the gate electrode and the independent information pieces are read therefrom. On the other hand, in the reference cell 27r, only the information piece stored in a memory function body 27rl located on one side of the gate electrode is referred to in a sense amplifier 22.Type: ApplicationFiled: August 30, 2005Publication date: March 2, 2006Inventors: Hiroshi Iwata, Yoshifumi Yaoi, Akihide Shibata