Patents by Inventor Yoshiko Kato
Yoshiko Kato has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230422148Abstract: A communication control terminal includes: a communication unit configured to perform communication with another device; an acquisition configured to acquire a value of acceleration; a determination unit configured to determine that the communication control terminal is in a state of being brought into a vehicle, based on the value of acceleration; and a communication control unit configured to restrict use of the communication by the communication unit when the determination unit determines that the communication control terminal is not in the state of being brought into a vehicle.Type: ApplicationFiled: November 30, 2020Publication date: December 28, 2023Inventors: Shogo KOYANAGI, Yoshiko KATO
-
Publication number: 20230062595Abstract: A semiconductor device according to an embodiment includes a semiconductor chip, a semiconductor element, a stacked body, and a structure body. The semiconductor chip includes a first surface, a second surface, and a side surface between the first surface and the second surface. The semiconductor element is provided in the center of the semiconductor chip when viewed from the normal direction of the first surface. The stacked body is provided at the outer peripheral end portion of the semiconductor chip when viewed from the normal direction and includes a plurality of first layers and a plurality of second layers alternately stacked in the normal direction. The structure body is provided in at least a part between the semiconductor element and the side surface when viewed from the normal direction and extending from a position higher than the stacked body to a position lower than the stacked body.Type: ApplicationFiled: March 10, 2022Publication date: March 2, 2023Applicant: Kioxia CorporationInventors: Naoyuki KONDO, Tsutomu TAKAHASHI, Shinichi MARUYAMA, Hiromitsu HARASHIMA, Yuuichi TATSUMI, Yoshiko KATO
-
Publication number: 20160070955Abstract: A portrait generating device has an image acquisition unit that acquires a facial image in which an object person is photographed, an image correction unit that generates a corrected facial image by performing correction processing on the facial image, at least a part of the face being corrected in the correction processing, and a portrait generator that generates a portrait of the object person using the corrected facial image.Type: ApplicationFiled: August 13, 2015Publication date: March 10, 2016Applicant: OMRON CORPORATIONInventors: Yoshiko Kato, Lizhou Zhang, Atsushi Irie
-
Patent number: 9070743Abstract: According to one embodiment, a semiconductor memory includes a memory cell in a memory cell array which is provided in a semiconductor substrate and which includes a first active region surrounded by a first isolation insulator, a transistor in a transistor region which is provided in the semiconductor substrate and which includes second active regions surrounded by a second isolation insulator. The second isolation insulator includes a first film, and a second film between the first film and the second active region, and the upper surface of the first film is located closer to the bottom of the semiconductor substrate than the upper surface of the second film.Type: GrantFiled: March 7, 2012Date of Patent: June 30, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiko Kato, Masato Endo, Mitsuhiko Noda, Mitsuhiro Noguchi
-
Publication number: 20150162281Abstract: In general, according to one embodiment, an integrated circuit device includes a first conductive member extending in a first direction, a second conductive member extending in the first direction, a first contact having a lower end connected to the first conductive member, and a second contact having a lower end connected to the second conductive member. A position of the first contact in the first direction is different from a position of the second contact in the first direction. Cross sections of the first contact and the second contact have longitudinal directions in a second direction as viewed from above. The second direction is from the first contact toward the second contact.Type: ApplicationFiled: June 10, 2014Publication date: June 11, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Hiromitsu Mashita
-
Patent number: 9035370Abstract: A semiconductor device, includes: a semiconductor substrate; a first conductivity type well and a second conductivity type well; a first active area; a second active area; a first well contact layer; a plurality of first source/drain layers; a first gate insulating film; a first gate electrode; a second well contact layer; a plurality of second source/drain layers; a second gate insulating film; and a second gate electrode. The first well contact layer is formed in the first active area at one end part in the one direction. The one end parts in each of the first active areas and in each of the second active areas are mutually on the same side.Type: GrantFiled: March 8, 2012Date of Patent: May 19, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Hiroyuki Kutsukake
-
Patent number: 9030020Abstract: In one embodiment, a semiconductor memory device includes a substrate, and device regions formed in the substrate to extend in a first direction which is parallel to a principal plane of the substrate. The device further includes select gates disposed on the substrate to extend in a second direction which is perpendicular to the first direction, and a contact region provided between the select gates on the substrate and including contact plugs disposed on the respective device regions. Further, the contact region includes partial regions, in each of which N contact plugs are disposed on N successive device regions to be arranged on a straight line being non-parallel to the first and second directions, where N is an integer of 2 or more. Further, the contact region includes the partial regions of at least two types whose values of N are different.Type: GrantFiled: March 22, 2011Date of Patent: May 12, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiko Kato, Hidenobu Nagashima
-
Patent number: 8921924Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor substrate, a cell transistor, an extraction section, a guard ring, a first transistor, and a second transistor. The semiconductor substrate includes first, second, third, and fourth regions. The fourth region includes first and second portions. The cell transistor is provided on the first region and includes a first insulating film, a charge storage film, and a first electrode. The extraction section is provided on the second region and includes a second insulating film, and an extension electrode. The guard ring is provided on the third region and includes a third insulating. The first transistor is provided on the first portion and includes a fourth insulating, and a second electrode. The second transistor is provided on the second portion and includes a fifth insulating film, and a third electrode.Type: GrantFiled: July 11, 2013Date of Patent: December 30, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Tatsuya Kato
-
Patent number: 8860121Abstract: A semiconductor memory device includes: a semiconductor substrate; a plurality of element isolation insulators disposed in parts of an upper layer portion of the semiconductor substrate and dividing the upper layer portion into a plurality of active areas extended in one direction; tunnel insulating films provided on the active areas: charge storage members provided on the tunnel insulating films; and control gate electrodes provided on the charge storage members. A width of a middle portion of one of the active areas in the up-to-down direction being smaller than a width of a portion of the active areas upper of the middle portion and a width of a portion of the active areas below the middle portion.Type: GrantFiled: March 17, 2010Date of Patent: October 14, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Mitsuhiro Noguchi, Hiroyuki Kutsukake
-
Publication number: 20140284684Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor substrate, a cell transistor, an extraction section, a guard ring, a first transistor, and a second transistor. The semiconductor substrate includes first, second, third, and fourth regions. The fourth region includes first and second portions. The cell transistor is provided on the first region and includes a first insulating film, a charge storage film, and a first electrode. The extraction section is provided on the second region and includes a second insulating film, and an extension electrode. The guard ring is provided on the third region and includes a third insulating. The first transistor is provided on the first portion and includes a fourth insulating, and a second electrode. The second transistor is provided on the second portion and includes a fifth insulating film, and a third electrode.Type: ApplicationFiled: July 11, 2013Publication date: September 25, 2014Inventors: Yoshiko KATO, Tatsuya KATO
-
Patent number: 8791517Abstract: According to one embodiment, a semiconductor device includes at least one semiconductor region provided in a semiconductor substrate, and a capacitor group including a plurality of capacitors provided in the semiconductor region, each capacitor including a capacitor insulating film provided on the semiconductor region, a capacitor electrode provided on the capacitor insulating film, and at least one diffusion layer provided in the semiconductor region adjacent to the capacitor electrode.Type: GrantFiled: March 21, 2011Date of Patent: July 29, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Yoshiko Kato, Yoshihisa Watanabe, Koichi Fukuda, Kazunori Masuda
-
Patent number: 8698204Abstract: In one embodiment, a semiconductor memory device includes a substrate, and device regions in the substrate to extend in a first direction. The device further includes select gates on the substrate to extend in a second direction, and a contact region provided between the select gates and including contact plugs on the respective device regions. The contact region includes partial regions, in each of which N contact plugs are disposed on N successive device regions to be arranged on a straight line being non-parallel to the first and second directions, where N is an integer of 2 or more. The contact region includes the partial regions of at least two types whose values of N are different. Further, each of the contact plugs has a planar shape of an ellipse, and is arranged so that a major axis of the ellipse is tilted with respect to the first direction.Type: GrantFiled: September 7, 2011Date of Patent: April 15, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Yoshiko Kato
-
Patent number: 8525246Abstract: A non-volatile semiconductor storage device includes: a semiconductor substrate; a semiconductor layer formed on the semiconductor substrate; a first device isolation/insulation film formed in a trench, the trench formed in the semiconductor layer, with a first direction taken as a longitudinal direction; a device formation region formed by separating the semiconductor layer by the first device isolation/insulation film with the first direction taken as a longitudinal direction; and a memory transistor disposed on the device formation region. The first device isolation/insulation film and the device formation region have an impurity of a first conductivity type. An impurity concentration of the impurity of the first conductivity type in the first device isolation/insulation film is higher than that in the device formation region.Type: GrantFiled: March 16, 2010Date of Patent: September 3, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Hiroyuki Kutsukake, Kikuko Sugimae, Yasuhiko Matsunaga
-
Publication number: 20130069133Abstract: A semiconductor device, includes: a semiconductor substrate; a first conductivity type well and a second conductivity type well; a first active area; a second active area; a first well contact layer; a plurality of first source/drain layers; a first gate insulating film; a first gate electrode; a second well contact layer; a plurality of second source/drain layers; a second gate insulating film; and a second gate electrode. The first well contact layer is formed in the first active area at one end part in the one direction. The one end parts in each of the first active areas and in each of the second active areas are mutually on the same side.Type: ApplicationFiled: March 8, 2012Publication date: March 21, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiko KATO, Hiroyuki KUTSUKAKE
-
Patent number: 8399953Abstract: A semiconductor device includes a semiconductor substrate, an element isolation insulating film dividing an upper portion of the substrate into a plurality of first active regions, a source layer and a drain layer, a gate electrode, a gate insulating film, a first punch-through stopper layer, and a second punch-through stopper layer. The source layer and the drain layer are formed in spaced to each other in an upper portion of each of the first active regions. The first punch-through stopper layer is formed in a region of the first active region directly below the source layer and the second punch-through stopper layer is formed in a region of the first active region directly below the drain layer. The first punch-through stopper layer and the second punch-through stopper layer each has an effective impurity concentration higher than the semiconductor substrate. The first punch-through stopper layer and the source layer are separated in the channel region.Type: GrantFiled: September 17, 2010Date of Patent: March 19, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Kenji Gomikawa, Yoshiko Kato, Norihisa Arai, Tomoaki Hatano
-
Publication number: 20130062682Abstract: According to one embodiment, a semiconductor memory includes a memory cell provided in a first active area surrounded with a first isolation insulating film, a first transistor provided in a second active area surrounded with a second isolation insulating film, a shield gate electrode on the second isolation insulating film. The bottom surface of the shield gate electrode is positioned more closely to a semiconductor substrate side as compared with the highest upper surface of the second isolation insulating film.Type: ApplicationFiled: March 23, 2012Publication date: March 14, 2013Inventors: Masato ENDO, Yoshiko Kato
-
Publication number: 20130062680Abstract: According to one embodiment, a semiconductor memory includes a memory cell in a memory cell array which is provided in a semiconductor substrate and which includes a first active region surrounded by a first isolation insulator, a transistor in a transistor region which is provided in the semiconductor substrate and which includes second active regions surrounded by a second isolation insulator. The second isolation insulator includes a first film, and a second film between the first film and the second active region, and the upper surface of the first film is located closer to the bottom of the semiconductor substrate than the upper surface of the second film.Type: ApplicationFiled: March 7, 2012Publication date: March 14, 2013Inventors: Yoshiko KATO, Masato Endo, Mitsuhiko Noda, Mitsuhiro Noguchi
-
Patent number: 8394689Abstract: A semiconductor memory device includes a first active region, a second active region, a first element isolating region and a second element isolating region. The first active region is formed in a semiconductor substrate. The second active region is formed in the semiconductor substrate. The first element isolating region electrically separates the first active regions adjacent to each other. The second element isolating region electrically separates the second active regions adjacent to each other. An impurity concentration in a part of the second active region in contact with a side face of the second element isolating region is higher than that in the central part of the second active region, and a impurity concentration in a part of the first active region in contact with a side face of the first element isolating region is equal to that in the first active region.Type: GrantFiled: March 22, 2012Date of Patent: March 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiko Kato, Mitsuhiro Noguchi
-
Patent number: 8319316Abstract: A semiconductor memory device includes a first transistor. The first transistor includes a gate electrode, a channel region, a source region, a source region, an overlapping region, a contact region, and an impurity diffusion region. The channel region has a first impurity concentration. The source and drain regions have a second impurity concentration. The overlapping region is formed in the semiconductor layer where the channel region overlaps the source region and the drain region, and has a third impurity concentration. The contact region has a fourth impurity concentration. The impurity diffusion region has a fifth impurity concentration higher than the second impurity concentration and lower than the fourth impurity concentration. The impurity diffusion region is in contact with the contact region and away from the overlapping region and positioned at least in a region between the contact region and the overlapping region.Type: GrantFiled: May 27, 2010Date of Patent: November 27, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Kenji Gomikawa, Yoshiko Kato, Mitsuhiro Noguchi, Masato Endo
-
Patent number: 8294238Abstract: A peripheral circuit area is formed around a memory cell array area. The peripheral circuit area has element regions, an element isolation region isolating the element regions, and field-effect transistor formed in each of the element regions and including a gate electrode extending in a channel width direction, on a semiconductor substrate. An end portion and a corner portion of the gate electrode are on the element isolation region. A radius of curvature of the corner portion of the gate electrode is smaller than a length from the end portion of the element region in the channel width direction to the end portion of the gate electrode in the channel width direction, and is less than 85 nm.Type: GrantFiled: April 22, 2010Date of Patent: October 23, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Kutsukake, Takayuki Toba, Yoshiko Kato, Kenji Gomikawa, Haruhiko Koyama