Patents by Inventor Zvi Regev
Zvi Regev has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10652045Abstract: A computerized apparatus configured for high-speed data transactions between components thereof. In one embodiment, the computerized apparatus includes a high-speed ring data bus apparatus with a plurality of nodes, and associated application apparatus in data communication with at least one of the nodes. A synchronous ring protocol is used to transfer data packets or frames around the ring data bus, so as to avoid data collisions. The packets or frames include both payload and control data, and may be addressed to higher layer processes of the application apparatus. In one variant, differentially signaled optical or electrical bus segments are utilized to interface with the nodes, and data is serialized before transmission on the ring data bus. In another variant, a common clock signal is transmitted around the ring with the data packets or frames.Type: GrantFiled: January 15, 2018Date of Patent: May 12, 2020Assignee: MICRON TECHNOLOGY, INC.Inventors: Zvi Regev, Alon Regev
-
Publication number: 20180198642Abstract: A computerized apparatus configured for high-speed data transactions between components thereof. In one embodiment, the computerized apparatus includes a high-speed ring data bus apparatus with a plurality of nodes, and associated application apparatus in data communication with at least one of the nodes. A synchronous ring protocol is used to transfer data packets or frames around the ring data bus, so as to avoid data collisions. The packets or frames include both payload and control data, and may be addressed to higher layer processes of the application apparatus. In one variant, differentially signaled optical or electrical bus segments are utilized to interface with the nodes, and data is serialized before transmission on the ring data bus. In another variant, a common clock signal is transmitted around the ring with the data packets or frames.Type: ApplicationFiled: January 15, 2018Publication date: July 12, 2018Inventors: Zvi Regev, Alon Regev
-
Patent number: 9871672Abstract: A computerized apparatus configured for high-speed data transactions between components thereof. In one embodiment, the computerized apparatus includes a high-speed data bus apparatus; a user interface apparatus in data communication with the high-speed data bus apparatus configured to enable a user to interact with the computerized apparatus; an input/output apparatus in data communication with the high-speed data bus apparatus and configured to interchange data with one or more devices external to the computerized apparatus; a mass storage apparatus in data communication with the high-speed data bus apparatus and configured to store data; a computer program for use by the high-speed data bus apparatus; and a substantially unified data interface in data communication with each of the user interface apparatus, the input/output apparatus, the mass storage apparatus, and the high-speed data bus apparatus.Type: GrantFiled: January 9, 2017Date of Patent: January 16, 2018Assignee: Micron Technology, Inc.Inventors: Zvi Regev, Alon Regev
-
Publication number: 20170187546Abstract: A computerized apparatus configured for high-speed data transactions between components thereof. In one embodiment, the computerized apparatus includes a high-speed data bus apparatus; a user interface apparatus in data communication with the high-speed data bus apparatus configured to enable a user to interact with the computerized apparatus; an input/output apparatus in data communication with the high-speed data bus apparatus and configured to interchange data with one or more devices external to the computerized apparatus; a mass storage apparatus in data communication with the high-speed data bus apparatus and configured to store data; a computer program for use by the high-speed data bus apparatus; and a substantially unified data interface in data communication with each of the user interface apparatus, the input/output apparatus, the mass storage apparatus, and the high-speed data bus apparatus.Type: ApplicationFiled: January 9, 2017Publication date: June 29, 2017Inventors: Zvi Regev, Alon Regev
-
Patent number: 9544164Abstract: A computerized apparatus configured for high-speed data transactions between components thereof. In one embodiment, the computerized apparatus includes a high-speed data bus apparatus; a user interface apparatus in data communication with the high-speed data bus apparatus configured to enable a user to interact with the computerized apparatus; an input/output apparatus in data communication with the high-speed data bus apparatus and configured to interchange data with one or more devices external to the computerized apparatus; a mass storage apparatus in data communication with the high-speed data bus apparatus and configured to store data; a computer program for use by the high-speed data bus apparatus; and a substantially unified data interface in data communication with each of the user interface apparatus, the input/output apparatus, the mass storage apparatus, and the high-speed data bus apparatus.Type: GrantFiled: September 21, 2015Date of Patent: January 10, 2017Assignee: Micron Technology, Inc.Inventors: Zvi Regev, Alon Regev
-
Publication number: 20160080170Abstract: A computerized apparatus configured for high-speed data transactions between components thereof In one embodiment, the computerized apparatus includes a high-speed data bus apparatus; a user interface apparatus in data communication with the high-speed data bus apparatus configured to enable a user to interact with the computerized apparatus; an input/output apparatus in data communication with the high-speed data bus apparatus and configured to interchange data with one or more devices external to the computerized apparatus; a mass storage apparatus in data communication with the high-speed data bus apparatus and configured to store data; a computer program for use by the high-speed data bus apparatus; and a substantially unified data interface in data communication with each of the user interface apparatus, the input/output apparatus, the mass storage apparatus, and the high-speed data bus apparatus.Type: ApplicationFiled: September 21, 2015Publication date: March 17, 2016Inventors: ZVI REGEV, Alon Regev
-
Patent number: 9160561Abstract: A data communication bus and method of operation thereof, including a plurality of nodes connected to a respective plurality of media segments. A typical node includes an output port coupled to a media segment that it exclusively controls. And an input port coupled to a media segment that is exclusively controlled by another node of the bus. Each media segment typically includes a plurality of high speed data channels such as electrical transmission lines.Type: GrantFiled: June 18, 2014Date of Patent: October 13, 2015Assignee: MICRON TECHNOLOGY, INC.Inventors: Zvi Regev, Alon Regev
-
Publication number: 20140301405Abstract: A data communication bus and method of operation thereof, including a plurality of nodes connected to a respective plurality of media segments. A typical node includes an output port coupled to a media segment that it exclusively controls. And an input port coupled to a media segment that is exclusively controlled by another node of the bus. Each media segment typically includes a plurality of high speed data channels such as electrical transmission lines.Type: ApplicationFiled: June 18, 2014Publication date: October 9, 2014Inventors: Zvi Regev, Alon Regev
-
Patent number: 8854852Abstract: A multi-priority encoder includes a plurality of interconnected, single-priority encoders arranged in descending priority order. The multi-priority encoder includes circuitry for blocking a match output by a lower level single-priority encoder if a higher level single-priority encoder outputs a match output. Match data is received from a content addressable memory, and the priority encoder includes address encoding circuitry for outputting the address locations of each highest priority match line flagged by the highest priority indicator. Each single-priority encoder includes a highest priority indicator which has a plurality of indicator segments, each indicator segment being associated with a match line input.Type: GrantFiled: April 24, 2013Date of Patent: October 7, 2014Assignee: Micron Technology, Inc.Inventor: Zvi Regev
-
Patent number: 8787397Abstract: A data communication bus and method of operation thereof, including a plurality of nodes connected to a respective plurality of media segments. A typical node includes an output port coupled to a media segment that it exclusively controls. And an input port coupled to a media segment that is exclusively controlled by another node of the bus. Each media segment typically includes a plurality of high speed data channels such as electrical transmission lines.Type: GrantFiled: December 6, 2010Date of Patent: July 22, 2014Assignee: Micron Technology, Inc.Inventors: Zvi Regev, Alon Regev
-
Publication number: 20130265813Abstract: A multi-priority encoder includes a plurality of interconnected, single-priority encoders arranged in descending priority order. The multi-priority encoder includes circuitry for blocking a match output by a lower level single-priority encoder if a higher level single-priority encoder outputs a match output. Match data is received from a content addressable memory, and the priority encoder includes address encoding circuitry for outputting the address locations of each highest priority match line flagged by the highest priority indicator. Each single-priority encoder includes a highest priority indicator which has a plurality of indicator segments, each indicator segment being associated with a match line input.Type: ApplicationFiled: April 24, 2013Publication date: October 10, 2013Inventor: Zvi Regev
-
Patent number: 8438345Abstract: A multi-priority encoder includes a plurality of interconnected, single-priority encoders arranged in descending priority order. The multi-priority encoder includes circuitry for blocking a match output by a lower level single-priority encoder if a higher level single-priority encoder outputs a match output. Match data is received from a content addressable memory, and the priority encoder includes address encoding circuitry for outputting the address locations of each highest priority match line flagged by the highest priority indicator. Each single-priority encoder includes a highest priority indicator which has a plurality of indicator segments, each indicator segment being associated with a match line input.Type: GrantFiled: July 1, 2011Date of Patent: May 7, 2013Assignee: Micron Technology, Inc.Inventor: Zvi Regev
-
Publication number: 20110314215Abstract: A multi-priority encoder includes a plurality of interconnected, single-priority encoders arranged in descending priority order. The multi-priority encoder includes circuitry for blocking a match output by a lower level single-priority encoder if a higher level single-priority encoder outputs a match output Match data is received from a content addressable memory, and the priority encoder includes address encoding circuitry for outputting the address locations of each highest priority match line flagged by the highest priority indicator. Each single-priority encoder includes a highest priority indicator which has a plurality of indicator segments, each indicator segment being associated with a match line input.Type: ApplicationFiled: July 1, 2011Publication date: December 22, 2011Applicant: Micron Technology, Inc.Inventor: Zvi Regev
-
Patent number: 7991947Abstract: A multi-priority encoder includes a plurality of interconnected, single-priority encoders arranged in descending priority order. The multi-priority encoder includes circuitry for blocking a match output by a lower level single-priority encoder if a higher level single-priority encoder outputs a match output. Match data is received from a content addressable memory, and the priority encoder includes address encoding circuitry for outputting the address locations of each highest priority match line flagged by the highest priority indicator. Each single-priority encoder includes a highest priority indicator which has a plurality of indicator segments, each indicator segment being associated with a match line input.Type: GrantFiled: December 30, 2002Date of Patent: August 2, 2011Assignee: Micron Technology, Inc.Inventor: Zvi Regev
-
Publication number: 20110075681Abstract: A data communication bus and method of operation thereof, including a plurality of nodes connected to a respective plurality of media segments. A typical node includes an output port coupled to a media segment that it exclusively controls. And an input port coupled to a media segment that is exclusively controlled by another node of the bus. Each media segment typically includes a plurality of high speed data channels such as electrical transmission lines.Type: ApplicationFiled: December 6, 2010Publication date: March 31, 2011Inventors: Zvi Regev, Alon Regev
-
Patent number: 7869457Abstract: A data communication bus and method of operation thereof, including a plurality of nodes connected to a respective plurality of media segments. A typical node includes an output port coupled to a media segment that it exclusively controls. And an input port coupled to a media segment that is exclusively controlled by another node of the bus. Each media segment typically includes a plurality of high speed data channels such as electrical transmission lines.Type: GrantFiled: September 29, 2006Date of Patent: January 11, 2011Assignee: Micron Technology, Inc.Inventors: Zvi Regev, Alon Regev
-
Distributed programmable priority encoder capable of finding the longest match in a single operation
Patent number: 7831765Abstract: A distributed, hierarchically-structured, programmable priority encoder for a content addressable memory (CAM) device including at least one section, the section further including a section level priority encoder, and a plurality of blocks, each block further including a block level priority encoder, and a plurality of slices. The distributed, hierarchically-structured, programmable priority encoder, wherein each slice further including a CAM slice, a maskable comparand register coupled to the CAM slice and a programmable priority encoder coupled to said CAM slice and further coupled to said block level priority encoder.Type: GrantFiled: July 12, 2006Date of Patent: November 9, 2010Assignee: Micron Technology, Inc.Inventors: Alon Regev, Zvi Regev -
Patent number: 7733131Abstract: A signal presence detection device has a first reference voltage generation device in the form of a first voltage divider, a second reference voltage generation device in the form of a second voltage divider and a third reference voltage generation device in the form of a third voltage divider. The detection device also has a signal conditioning device such as a hysteretic amplifier with an output that is coupled to the first and second voltage dividers. A comparison device is coupled to all three voltage dividers to compare a voltage of the first voltage divider to a voltage of the third voltage divider and to compare a voltage of the second voltage divider to the voltage of the third voltage divider. The comparison device is coupled at two outputs thereof to two respective inputs of an XOR device. The XOR device receives respective signals from the first and second outputs of the comparison device and produces a signal presence output that serves to indicate whether an incoming signal is present or absent.Type: GrantFiled: July 25, 2006Date of Patent: June 8, 2010Assignee: MRV Communications, Inc.Inventor: Zvi Regev
-
Patent number: 7539921Abstract: A CAM includes a parity bit system for error detection. In one embodiment, in each CAM cell, the data portion has its own data parity bit while the status portion has an independent status parity bit. The status parity bit is recalculated and updated whenever a status bit in the entry is changed. In another embodiment, each status bit is provided with a corresponding shadow status bit. Each status bit and its corresponding shadow status bit is always loaded with the same data. In this manner, every change 1-bit change to a status bit is made as two identical 1-bit changes to the status bit and its corresponding shadow status bit. The two identical 1-bit changes are parity neutral, thereby permitting status changes without requiring recomputing and saving a new parity.Type: GrantFiled: November 15, 2005Date of Patent: May 26, 2009Assignee: Micron Technology, Inc.Inventors: Alon Regev, Zvi Regev
-
Patent number: 7526709Abstract: An error detection and correction circuit is connected to at least one memory bank of a CAM device. During background processing (i.e., when the CAM is not performing reading, writing or searching functions) the error detection and correction circuit tests all of the CAM locations that it is connected to in sequence. If an error is detected, the error detection and correction circuit rewrites the CAM location with the correct data. Multiple error correction and detection circuits can be used in the CAM device to test multiple CAM locations simultaneously.Type: GrantFiled: June 23, 2006Date of Patent: April 28, 2009Assignee: Micron Technology, Inc.Inventors: Alon Regev, Zvi Regev