Multi-board system having electronic keying and preventing power to improperly connected plug-in board with improperly configured diode connections

A computer system with a number of subsystems or modules on separate circuit boards employs electronic keying to ensure proper configuration of these boards. A power key arrangement associated with a plug-in connector enables a separate power supply for each set of boards. A power supply turn-on signal is routed through a uniquely-configured connector path for each board, so the power supply turn-on is inhibited for improper configurations. The uniquely-configured connector path may use either a series or a parallel implementation. The series implementation employs a set of diodes connected for conduction in either of two directions, with the mating connector having its conductor paths connected to match the diode configuration; in this manner, the power supply enable signal can only flow through the series path if the proper board is plugged into a properly-coded slot, in which case the power supply to activate this board is activated through the series path including the diodes. The parallel implementation employs a given number of connector pins to establish the coding for each board, and each pin is either open-circuited or connected to ground; if this coding of the subsystem board is not the same as that of the slot into which it is plugged then the power supply activation signal will be shorted to ground by one or the other of the coded pins.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
BACKGROUND OF THE INVENTION

This invention relates to connection arrangements for electrical or electronic assemblies, and more particularly to a method for ensuring proper configuration of computer systems having multiple boards.

Computers are usually constructed using a number of printed circuit boards or the like. While in some cases a system may have a number of universal type of slots (generic slots) where a variety of different circuit boards having different construction and function may be plugged into these slots, there are in most systems specific slots that can only accommodate unique circuit boards (modules or sub-systems) constructed for these specific slots, i.e., the boards are not interchangeable. Traditionally, a way of making sure the right circuit board is plugged into the right slot is by use of mechanical keying such as plugged pins, asymmetrical guide pins, etc. Such types of keying dedicates board slots to specialized functions, rendering them useless for any alternate functions. Another approach to multi-board systems is to use generic slots without mechanical keying, but this approach restricts the use of I/O pins by forcing dedication of function, or is vulnerable to damaging the circuitry on a board if improperly configured. That is, if a board is inserted into the wrong slot its circuitry may be damaged by application of voltages to the wrong conductors.

In a fault-tolerant computer system of the type set forth in copending U.S. patent applications Ser. Nos. 282,469, 282,538 filed Dec. 9, 1988 subsequently abandoned in favor of continuation application Ser. No. 517,533 filed Apr. 25, 1990; and Ser. No. 282,540 filed Dec. 9, 1988 subsequently abandoned in favor of continuation application Ser. No. 629,698 filed Dec. 17, 1990 and allowed; and Ser. No. 282,629 filed Dec. 9, 1988 subsequently abandoned in favor of continuation application Ser. No. 666,495 filed Mar. 6, 1991; and Ser. No. 283,139 filed Dec. 9, 1988 subsequently abandoned in favor of continuation application Ser. No. 737,937 filed Jul. 29, 1991; and Ser. No. 283,141 filed Dec. 9, 1988 subsequently abandoned in favor of continuation application Ser. No. 722,609 filed Jun. 26, 1991; all filed Dec. 9, 1988, and assigned to Tandem Computers Incorporated, each module of the system (such as a CPU, a memory module, or an I/O processor) has its own separately-controllable independent power supply. In this type of system, proper configuration of multi-board subsystems can be guaranteed by employing an electronic keying arrangement instead of a mechanical key; here the power supply to a subsystem on a board is keyed electronically to prevent power from being applied unless the configuration is correct.

SUMMARY OF THE INVENTION

In accordance with one embodiment of the invention, a computer system or the like has a number of subsystems or modules on separate circuit boards, and proper configuration of these boards is ensured by a power key arrangement enabling a separate power supply for each set of boards. A power supply turn-on signal is routed through a uniquely-configured connector path for each board, so the power supply turn-on is inhibited for improper configurations. The uniquely-configured connector path may use either a series or a parallel implementation. The series implementation employs a set of diodes connected for conduction in either of two direction with the mating connector having its conductor paths connected to match the diode configuration; in this manner, the power supply enable signal can only flow through the series path if the proper board is plugged into a properly-coded slot, in which case the power supply to activate this board is activated through the series path including the diodes. The parallel implementation employs a given number of connector pins to establish the coding for each board, and each pin is either open-circuited or connected to ground; if this coding of the subsystem board is not the same as that of the slot into which it is plugged then the power supply activation signal will be shorted to ground by one or the other of the coded pins.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description of specific embodiments which follows, when read in conjunction with the accompanying drawings, wherein:

FIG. 1 is a pictorial view of a multi-board system employing plug-in connectors between boards as may be employed in a computer system or the like utilizing features of the invention;

FIG. 2 is an electrical schematic diagram of a power keying arrangement according to one embodiment of the invention employing a series circuit configuration; and

FIG. 3 is an electrical schematic diagram of a power keying arrangement according to another embodiment of the invention employing a parallel circuit configuration.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENT

Referring to FIG. 1, a computer system or the like is usually constructed with a number of circuit boards including a so-called motherboard or backplane 10 and additional boards 11 and 12 plugged into the motherboard using edge connectors 13 and 14. Daughterboards 15 and 16 may be plugged into the boards 11 and 12 by edge connectors 17 and 18. Of course, other types of connectors could be used, such as cable connectors or the like, and the features of the invention are applicable as well to other types of system components or modules, such as integrated circuit packages of the dual-in-line or pin-grid array types, surface-mount configurations, etc.

The plug-in type connectors such as the edge connectors 13, 14, 17 or 18, or other such connectors, are of standard off-the-shelf configurations, so it is mechanically possible to insert a board 11, 12, 15 or 16 into the wrong slot. In computer systems employing standard bus configurations, this error is of no consequence because the slots are intentionally interchangeable. However, in a system of the type shown in the above-mentioned copending applications, for example, where the boards or modules are preferrably not interchangeable, the board plugged into a given slot must be the specific board designed for that particular slot. Another board erroneously plugged onto that slot may cause one or both boards to be damaged by improper voltages being applied, or may cause the system to operate improperly.

Referring to FIG. 2, the connections for an electronic keying circuit are illustrated according to a series-circuit embodiment of the invention. A connector 20, corresponding to one of the edge-connectors 13, 14, 15 or 16 of FIG. 1, for example, is used for connecting board-1 to board-2 in the system. Board-1 may be a back plane or motherboard, for example, or it may be one of the modules themselves. Board-2 is a board plugged into board-1, generally as seen in FIG. 1. Each one of the boards has a great deal of other circuitry thereon, making up the system of the computer, but only the circuitry relating to the power keying is illustrated. Connected to the connector pins of the connector 20 on the board-2 side are a set of diodes 21 which are poled for conduction in one direction or the other according to a code unique for this board-2. Four diodes 21 are shown, but there may be eight, for example, depending upon the number of unique codes needed (e.g., the number of boards in the system). The number of possible combinations is 2.sup.n, where n is the number of diodes. Thus, when four diodes 21 are employed there are sixteen code combinations, while eight diodes allows 256 combinations. The conductors 22 on the board-1 side of the connector 20 are wired to correspond to the directions the diodes 21 are positioned so that current will flow in a forward direction through the diodes from a source 23 to a power-supply controller 24. If the wiring on the board-1 side does not correspond to the coding of the diodes 21 on the board-2 side of the connector 20, however, the series path is blocked by one or more reverse-connected diodes and so the source 23 is not connected to the controller 24 and the power supply 24 is not activated. The controller 24 may be located on the board-1, or elsewhere in the system. The power supply operated by the controller 24 is coupled to the board-2 by other conductors of the connector 20, for example, or by a separate connector; alternatively, the power supply controller 24 may be supplying power to both board-1 and board-2 so neither of these will be activated unless the proper configuration is present.

Referring to FIG. 3, a parallel arrangement for the power supply keying circuitry of the invention is illustrated, according to another embodiment. A connector 30, in a manner similar to that of FIG. 2, connects board-1 and board-2. On the board-2 side of the connector 30, each of the connector pins used for the unique code is either connected to a ground terminal 31, or not, by jumpers 32. A four-bit code is illustrated for simplicity (with jumpers 32 for two-of-four), but more likely an eight-bit code would be needed. This is an "n of m" code, where there will be a fixed number n of grounding jumpers 32 for the m conductor pins. On the board-1 side, corresponding connector pins are connected to a line 33 by jumpers 34, in this case coded to be the complement of that of the jumpers 32 on the board-2 side. If the wrong board (coded so it doesn't match) is connected to the connector 30, then the line 33 is shorted to ground terminal 31, but if the correct board-2 is connected then no connection to ground is completed. As before, a source 35 is connected by the line 33 to the input of a power supply controller 36 so that an activating signal from the source only reaches the power supply controller if the properly-coded board-2 connector is plugged into the connector 30. Additional connector pins 37 create a series circuit between the line 33 and the input of the controller 36 so that the activating signal does not reach the controller when no board-2 at all is plugged in.

The series configuration of FIG. 2 requires that a sufficient voltage must be available at the source 23 to overcome the forward drop through the four (or eight) diodes 21, plus any IR drops in the series circuit, and still provide an activating voltage to the controller 24. The parallel configuration of FIG. 3 can operate on a lower potential due to fewer forward drops, but the "n of m" code is not as easy to manage when a large number of boards are to be accounted for.

While this invention has been described with reference to specific embodiments, this description is not meant to be construed in a limiting sense. Various modifications of the disclosed embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to this description. It is therefore contemplated that the appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.

Claims

1. A computer system having a first board and at least one module, said module having a plug-in assembly for connection to said first board, and an electrical keying circuit to prevent operation of said module unless properly-configured by said plug-in assembly, said keying circuit comprising:

a) a plurality of connector elements located upon said module to engage a like plurality of connector elements located upon said first board;
b) a plurality of uniquely-configured connections on said module separately engaging said plurality of connector elements to define a key configuration different from any other of said modules wherein each one of said uniquely-configured connections includes a diode connected between a pair of said plurality of connector elements for conduction in either a first or a second direction; and
c) an electrical circuit on at least one of said first board and said module for supplying enabling voltage to said module, said electrical circuit for said module engaging said plurality of connector elements on said first board in a unique pattern to prevent supplying said enabling voltage unless said module is connected and properly configured by said plug-in assembly to said first board; wherein said electrical circuit for said module includes said unique pattern to enable a series connection through said diodes in a manner such that all of the diodes for said module are connected in the same direction for conduction of current.

2. A computer system having a system board and a number of modules, each of said modules having a separate plug-in assembly for connection to said system board, and an electrical keying circuit to prevent operation of said modules unless properly-configured by said plug-in assembly, said keying circuit comprising:

a) a plurality of connector elements located upon each said module to engage a like plurality of connector elements located upon said system board;
b) a plurality of uniquely-configured connections on each said module separately engaging said plurality of connector elements to define a key configuration different from other ones of said modules wherein each one of said uniquely-configured connections includes a diode connected between a pair of said plurality of connector elements for conduction in either a first or a second direction;
c) an electrical circuit on at least one of said system board and said module for supplying enabling voltage to each one of said modules, said electrical circuit for each module engaging said plurality of connector elements on said system board in a unique pattern to prevent supplying said enabling voltage unless the proper one of said modules is connected by the proper one of said plug-in assemblies to said system board; wherein said electrical circuit for each said module includes said unique pattern to enable a series connection through said diodes in a manner such that all of the diodes for a module are connected in the same direction for conduction of current.

3. A method of operating a computer system having a first board and at least one module, said module having a plug-in assembly for connection to said first board, to prevent operation of said module unless properly-configured by said plug-in assembly, the method comprising the steps of:

a) coupling a plurality of connector elements located upon said module to engage a like plurality of connector elements located upon said first board;
b) configuring a plurality of unique connections on said module to separately engage said plurality of connector elements to define a key configuration different from any other of said modules wherein each one of said unique connections includes a diode connected between a pair of said connector elements for conduction in either a first or a second direction; and
c) supplying enabling voltage to said module by an electrical circuit on at least one of said first board and said module, said module engaging said plurality of connector elements on said first board in a unique pattern to prevent supplying said enabling voltage unless said module is connected and properly configured by said plug-in assembly to said first board; wherein said electrical circuit for said module includes said unique pattern to enable a series connection through said diodes in a manner such that all of the diodes for said module are connected in the same direction for conduction of current.
Referenced Cited
U.S. Patent Documents
3602900 August 1971 Delaigue et al.
3660831 May 1972 Nicola et al.
3673467 June 1972 Eisenreich
3681578 August 1972 Stevens
3735356 May 1973 Yates
3757305 September 1973 Hedin
3761884 September 1973 Avsan et al.
3787714 January 1974 Resnick et al.
3810119 May 1974 Zieve et al.
3828321 August 1974 Wilber et al.
3833798 September 1974 Huber et al.
3848116 November 1974 Moder et al.
3921149 November 1975 Kreis et al.
4015243 March 29, 1977 Kurpanek et al.
4015246 March 29, 1977 Hopkins, Jr. et al.
4034347 July 5, 1977 Probert, Jr.
4187538 February 5, 1980 Douglas et al.
4224664 September 23, 1980 Trinchieri
4228496 October 14, 1980 Katzman et al.
4253144 February 24, 1981 Bellamy et al.
4257097 March 17, 1981 Moran
4315310 February 9, 1982 Bayliss et al.
4316245 February 16, 1982 Luu et al.
4321666 March 23, 1982 Taser et al.
4330826 May 18, 1982 Whiteside et al.
4375683 March 1, 1983 Wensley
4377315 March 22, 1983 Grau
4380046 April 12, 1983 Fung
4392196 July 5, 1983 Glenn et al.
4392199 July 5, 1983 Schmitter et al.
4399504 August 16, 1983 Obermarck et al.
4402045 August 30, 1983 Krol
4412218 October 25, 1983 Niitsu
4412281 October 25, 1983 Works
4414624 November 8, 1983 Summer, Jr. et al.
4426681 January 17, 1984 Bacot et al.
4430707 February 7, 1984 Kim
4432051 February 14, 1984 Bogaert et al.
4453215 June 5, 1984 Reid
4455605 June 19, 1984 Cormier et al.
4468612 August 28, 1984 Starr
4493019 January 8, 1985 Kim et al.
4497059 January 29, 1985 Smith
4504821 March 12, 1985 Barnes
4541094 September 10, 1985 Stiffler et al.
4564903 January 14, 1986 Guyette et al.
4570261 February 11, 1986 Maher
4577272 March 18, 1986 Ballew et al.
4589066 May 13, 1986 Lam et al.
4591977 May 27, 1986 Nissen et al.
4597084 June 24, 1986 Dynneson et al.
4607365 August 19, 1986 Greig et al.
4616312 October 7, 1986 Uebel
4633394 December 30, 1986 Georgiou et al.
4638427 January 20, 1987 Martin
4644498 February 17, 1987 Bedard et al.
4646231 February 24, 1987 Green et al.
4648035 March 3, 1987 Fava et al.
4654857 March 31, 1987 Samson et al.
4661900 April 28, 1987 Chen et al.
4667287 May 19, 1987 Allen et al.
4672535 June 9, 1987 Katzman et al.
4675769 June 23, 1987 Marshall et al.
4683570 July 28, 1987 Bedard et al.
4703452 October 27, 1987 Abrant et al.
4709325 November 24, 1987 Yajima
4733353 March 22, 1988 Jaswa
4751639 June 14, 1988 Corcoran et al.
4757442 July 12, 1988 Sakata
4774709 September 27, 1988 Tulplue et al.
4775930 October 4, 1988 Clawson et al.
4779008 October 18, 1988 Kessels
4783731 November 8, 1988 Miyazaki et al.
4783733 November 8, 1988 Greig et al.
4785453 November 15, 1988 Chandran et al.
4794601 December 27, 1988 Kikuchi
4799140 January 17, 1989 Dietz et al.
4800462 January 24, 1989 Zacher et al.
4805107 February 14, 1989 Kieckhafer et al.
4819159 April 4, 1989 Shipley et al.
4827401 May 2, 1989 Hrustich et al.
4831520 May 16, 1989 Rubinfeld et al.
4847837 July 11, 1989 Morales et al.
4849979 July 18, 1989 Maccianti et al.
4853872 August 1, 1989 Shimoi
4868818 September 19, 1989 Madan et al.
4868826 September 19, 1989 Smith et al.
4873685 October 10, 1989 Millis, Jr.
4879716 November 7, 1989 McNally et al.
4912698 March 27, 1990 Bitzinger et al.
4914657 April 3, 1990 Walter et al.
4933940 June 12, 1990 Walter et al.
4942358 July 17, 1990 Davis et al.
Foreign Patent Documents
2183114 May 1987 GBX
WO8502698 June 1985 WOX
Other references
  • BiiN 60.TM. System Technical Overview. Cohen, E. I., et al., "Storage Hierarchies", IBM Systems Journal, 1989. "Computer System Isolates Faults", Computer Design, Nov. 1983. Davies, D., et al., "Synchronization and Matching in Redundant Systems", IEEE 1978. Enslow, P. H., Editor, "Multiprocessors and Parallel Processing", Comtre Corp., John Wiley & Sons, 1974. Frison, S. G., et al., "Interactive Consistency and Its Impact on the Design of TMR Systems", August Systems, Inc., IEEE 1982. Hopkins, A. L., "A Fault-Tolerant Information Processing Concept for Space Vehicles", IEEE Transactions on Computers, Nov. 1971. Kilmer, F., et al., "Comparison of Synchronization Techniques for Redundant Computer Sets", IBM Fed. Sys. Div., Mar. 1974. McConnel, S. R., et al., "Synchronization and Voting", IEEE Transactions on Computers, vol. C-30, No. 2, Feb. 1981. McCluskey, E. J., et al., "Comparative Architecture of High-Availability Computer Systems", IEEE, Digest of Papers, COMP-CON, Spring 1977. NCR 9800 System Technical Overview. Sklaroff, J. R., "Redundancy Management Technique for Space Shuttle Computers", IBM J. Res. Develop., Jan. 1976. Smith, B. T., et al., "Architectural Description of a Fault-Tolerant Multiprocessor Engineering Prototype", IEEE Computer Soc., FTCS-8, Jun. 1978. Smith, B. T., "High-Performance Fault-Tolerant Real-Time Computer Architecture", IEEE 1986. Tolerant Systems, "Eternity.TM. Series System Summary", Rev. 2.0, Jan. 1984. Weinstock, C. B., "SIFT:Systems Design and Implementation", IEEE 1980. Wensley, J. H., "Fault-Tolerant Systems Can Prevent Timing Problems", Computer Design, Nov. 1982. Yoneda, T., et al., "Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems", IEEE 1985.
Patent History
Patent number: 5203004
Type: Grant
Filed: Jan 8, 1990
Date of Patent: Apr 13, 1993
Assignee: Tandem Computers Incorporated (Cupertino, CA)
Inventors: William P. Bunton (New Braunfels, TX), John M. Brown (Leander, TX), Patricia L. Whiteside (Austin, TX)
Primary Examiner: Thomas C. Lee
Assistant Examiner: Paul Harrity
Attorney: Lawrence W. Granatelli
Application Number: 7/464,817