Circuits and methods for reducing the effects of level shifter delays in systems operating in multiple voltage domains
A method of interfacing circuits operating in different voltage domains includes receiving a first signal with a first circuit operating in a first voltage domain and generating a second signal with a second circuit operating in a second voltage domain. The second signal is level shifted between the first and second voltage domains with a level shifter and synchronized with the first signal with a third circuit operating in the first voltage domain.
Latest Cirrus Logic, Inc. Patents:
The present invention relates in general to mixed-signal processing techniques, and in particular, to circuits and methods for reducing the effects of level shifter delays in systems operating in multiple voltage domains.
BACKGROUND OF INVENTIONOften integrated circuit devices include circuits that operate in different voltage domains. For example, the core logic of a data processing integrated circuit may operate in a voltage domain that is suitable for the given overall circuit design scheme or fabrication process being implemented, while the associated input and output circuits may operate in another voltage domain, as required to maintain compatibility with corresponding external devices and systems. In such integrated circuits, voltage level shifters are required to translate signals from the voltage swing utilized in one voltage domain to the voltage swing utilized in another voltage domain as those signals cross voltage domain boundaries.
Disadvantageously, voltage level shifters introduce signal path delay, which can directly impact overall system performance, especially when those voltage level shifters are required in critical timing paths. For example, in a typical serial data port, commonly used in analog to digital converters (ADCs), the bits of a serial data (
Given the utility of integrated circuits that include circuits operating in different voltage domains, techniques are required for minimizing the impact on system performance caused voltage level shifters delays. In particular, these techniques should provide for improved performance in multiple voltage domain integrated circuits operating in response to high frequency clock signals, such as those utilized in serial data ports.
SUMMARY OF INVENTIONThe principles of the present invention are embodied in techniques which limit the signal delays introduced by the level shifters that are commonly used in circuits and systems operating in multiple voltage domains. According to one representative embodiment, a method is disclosed for interfacing circuits operating in different voltage domains that includes receiving a first signal with a first circuit operating in a first voltage domain and generating a second signal with a second circuit operating in a second voltage domain. The second signal is level shifted between the first and second voltage domains with a level shifter and synchronized with the first signal with a third circuit operating in the first voltage domain.
Since the first signal never passes through a level shifter, the delay between the receipt of an active edge of the first signal and the output of the second signal by the circuit is reduced. As a result, the frequency of the first signal can be increased and/or more set-up time made available to external circuits driven by the third circuit, depending on the given system.
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
The principles of the present invention and their advantages are best understood by referring to the illustrated embodiment depicted in
ADC 100 includes n-number of conversion paths, two of which, 101a and 101b, are shown for reference, for converting n-number of channels of analog data respectively received at left and right analog differential inputs AlNi+/−, where i is the channel number from 1 to n. The analog inputs for each channel are passed through an input gain stage 110 and then to a delta-sigma modulator 102.
Each delta-sigma modulator 102 is represented in
The resulting digital data are output through a single serial port
In some integrated circuits operating from single positive polarity voltage rails, voltage domain 1 may be based on power supply voltage rails of 0 and 1.8 volts, 0 and 2.5 volts, 0 and 3.0 volts, or 0 and 5.0 volts, depending on the voltage swing of the signals being transmitted and received from the external devices. Voltage domain 2 may be, for example, based on power supply voltage rails of 0 and 1.8 volts, 0 and 2.5 volts, 0 and 3.0 volts, or 0 and 5.0 volts. In other integrated circuits, voltage domain 1 and/or voltage domain 2 may be based on a single negative polarity voltage rail. An example of a single rail negative polarity voltage domain is one operating between voltage rails of −2.5 and 0 volts. Additionally, voltage domain 1 and/or voltage domain 2 may be based on double polarity voltage rails, such voltage rails of −2.5 and 2.5 volts. In embodiments where voltage domain 1 and voltage domain 2 differ, voltage level shifters are required to shift the voltage levels of signals crossing between voltage domains. Level shifting may be in either direction (i.e. increasing or decreasing in voltage) between single positive polarity voltage rails, negative polarity voltage rails, positive and negative voltage rails, and single and double polarity voltage rails.
In the embodiment shown in
In
In a typical system, a sufficiently long setup period tsu must be provided between the output of the current bit of the
As shown in
Similar to the embodiment of
Although the invention has been described with reference to specific embodiments, these descriptions are not meant to be construed in a limiting sense. Various modifications of the disclosed embodiments, as well as alternative embodiments of the invention, will become apparent to persons skilled in the art upon reference to the description of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed might be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
It is therefore contemplated that the claims will cover any such modifications or embodiments that fall within the true scope of the invention.
Claims
1. A method of interfacing circuits operating in different voltage domains comprising:
- receiving a first signal with a first circuit operating in a first voltage domain;
- generating a second signal with a second circuit operating in a second voltage domain, wherein the first signal comprises a clock signal and the second signal comprises data;
- level shifting the second signal between the first and second voltage domains with a level shifter; and
- synchronizing the level shifted second signal with the first signal with a third circuit operating in the first voltage domain.
2. The method of claim 1, wherein the first, second, and third circuits are fabricated on a single integrated circuit chip.
3. The method of claim 2, wherein the first circuit comprises a pad on the integrated circuit for receiving an externally generated signal.
4. The method of claim 1, wherein the first signal comprises a serial clock signal and the second signal comprises serial data.
5. The method of claim 1, wherein level shifting comprises shifting a voltage swing of the second signal from a larger voltage swing to a smaller voltage swing.
6. The method of claim 1, wherein level shifting comprises shifting a voltage swing of the second signal from a smaller voltage swing to a larger voltage swing.
7. A method of interfacing circuits operating in different voltage domains comprising:
- receiving a first signal with a first circuit operating in a first voltage domain;
- generating a second signal with a second circuit operating in a second voltage domain;
- level shifting the second signal between the first and second voltage domains with a level shifter;
- synchronizing the level shifted second signal with the first signal with a third circuit operating in the first voltage domain;
- generating a fourth signal in parallel with the first signal with the second circuit;
- level shifting the fourth signal between the first and second voltage domains with another level shifter; and
- synchronizing the level shifted fourth signal with the first signal in serial with the second signal with the third circuit.
8. An integrated circuit including circuits operating in different voltage domains comprising:
- input circuitry operating in a first voltage domain for receiving a first signal;
- core circuitry operating in a second voltage domain for generating a second signal, wherein the first signal comprises a digital clock signal and the second signal comprises digital data;
- a level shifter for shifting the second signal between the first and second voltage domains; and
- synchronization circuitry operating in the first voltage domain for synchronizing the level shifted second signal with the first signal.
9. The integrated circuit of claim 8, wherein input circuitry comprises a pad for interfacing the integrated circuit with an external circuit.
10. The integrated circuit of claim 8, wherein the digital clock signal comprises a serial clock signal and the digital data comprises serial data.
11. The integrated circuit of claim 8, wherein the level shifter shifts a voltage swing of the second signal from a larger voltage swing to a smaller voltage swing.
12. The integrated circuit of claim 8, wherein the level shifter shifts a voltage swing of the second signal from a smaller voltage swing to a larger voltage swing.
13. An integrated circuit including circuits operating in different voltage domains comprising:
- input circuitry operating in a first voltage domain for receiving a first signal;
- core circuitry operating in a second voltage domain for generating a second signal and a fourth signal in parallel with the second signal;
- a level shifter for shifting the second signal between the first and second voltage domains; and
- synchronization circuitry operating in the first voltage domain for synchronizing the level shifted second signal with the first signal;
- another level shifter for shifting the fourth signal between the first and second voltage domains; and
- synchronizing circuitry for synchronizing the level shifted fourth signal with the first signal in serial with the second signal.
14. A data converter disposed on an integrated circuit chip comprising:
- clock input circuitry for inputting a clock signal having a first voltage swing between a low voltage rail and a high voltage rail;
- core logic for generating an output stream of data bits having second voltage swing between the low voltage rail and another high voltage rail;
- a level shifter for shifting the data bits of the output stream from the second voltage swing to the first voltage swing to generate a level shifted output stream;
- synchronization circuitry operating on signals having the first voltage swing for synchronizing the level shifted output stream with the clock signal to generate a synchronized level shifted output stream; and
- output circuitry operating on signals having the first voltage swing for outputting the synchronized level shifted output stream.
15. The data converter of claim 14, wherein the core logic comprises analog to digital conversion circuitry.
16. The data converter of claim 15, wherein the clock signal comprises a serial clock and the synchronized level shifted output stream comprises a serial data stream.
17. The data converter of claim 14, wherein the high voltage rail is lower in voltage than the another high voltage rail.
18. The data converter of claim 14, wherein the high voltage rail is higher in voltage than the another high voltage rail.
5570397 | October 29, 1996 | Kubista |
5578946 | November 26, 1996 | Carberry et al. |
5809543 | September 15, 1998 | Byers et al. |
5933043 | August 3, 1999 | Utsunomiya |
6359492 | March 19, 2002 | Hipp |
6717452 | April 6, 2004 | Carpenter et al. |
6717453 | April 6, 2004 | Aoki |
6751279 | June 15, 2004 | Hipp |
6774696 | August 10, 2004 | Clark et al. |
6853234 | February 8, 2005 | Bucossi |
7093144 | August 15, 2006 | Skroch |
Type: Grant
Filed: Dec 2, 2005
Date of Patent: Mar 25, 2008
Assignee: Cirrus Logic, Inc. (Austin, TX)
Inventors: Kartik Nanda (Austin, TX), Aryesh Amar (Austin, TX), Rahul Singh (Austin, TX), Jerome E Johnston (Austin, TX)
Primary Examiner: Cassandra Cox
Attorney: Thompson & Knight LLP
Application Number: 11/292,523
International Classification: H03L 7/00 (20060101);