Method and system for selecting virtual lanes in fibre channel switches

- QLOGIC, Corporation

A method for assigning virtual lanes (VL) in a fibre channel switch is provided. The fibre channel switch element includes a virtual lane cache that can compare incoming frame parameters based on which virtual lanes may be assigned; and a register to store parameters used for virtual lane assignment. The method includes, determining if VL assignment is to be based on an incoming frame parameter or a programmed value; determining if an incoming frame is a preferred frame; and assigning a preferred routing priority if the incoming frame is designated as a preferred frame. The method also includes, determining if a fabric topology is known; and assigning virtual lanes based on a known fabric topology.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
CROSS REFERENCE TO RELATED APPLICATIONS

This application claims priority under 35 U.S.C. § 119(e) (1) to the following provisional patent applications:

Filed on Sep. 19, 2003, Ser. No. 60/503,812, entitled “Method and System for Fibre Channel Switches”;

Filed on Jan. 21, 2004, Ser. No. 60/537,933 entitled “Method And System For Routing And Filtering Network Data Packets In Fibre Channel Systems”;

Filed on Jul. 21, 2003, Ser. No. 60/488,757, entitled “Method and System for Selecting Virtual Lanes in Fibre Channel Switches”;

Filed on Dec. 29, 2003, Ser. No. 60/532,965, entitled “Programmable Pseudo Virtual Lanes for Fibre Channel Systems”;

Filed on Sep. 19, 2003, Ser. No. 60/504,038, entitled” Method and System for Reducing Latency and Congestion in Fibre Channel Switches;

Filed on Aug. 14, 2003, Ser. No. 60/495,212, entitled “Method and System for Detecting Congestion and Over Subscription in a Fibre channel Network”

Filed on Aug. 14, 2003, Ser. No. 60/495,165, entitled “LUN Based Hard Zoning in Fibre Channel Switches”;

Filed on Sep. 19, 2003, Ser. No. 60/503,809, entitled “Multi Speed Cut Through Operation in Fibre Channel Switches”

Filed on Sep. 23, 2003, Ser. No. 60/505,381, entitled “Method and System for Improving bandwidth and reducing Idles in Fibre Channel Switches”;

Filed on Sep. 23, 2003, Ser. No. 60/505,195, entitled “Method and System for Keeping a Fibre Channel Arbitrated Loop Open During Frame Gaps”;

Filed on Mar. 30, 2004, Ser. No. 60/557,613, entitled “Method and System for Congestion Control based on Optimum Bandwidth Allocation in a Fibre Channel Switch”;

Filed on Sep. 23, 2003, Ser. No. 60/505,075, entitled “Method and System for Programmable Data Dependent Network Routing”;

Filed on Sep. 19, 2003, Ser. No. 60/504,950, entitled “Method and System for Power Control of Fibre Channel Switches”;

Filed on Dec. 29, 2003, Ser. No. 60/532,967, entitled “Method and System for Buffer to Buffer Credit recovery in Fibre Channel Systems Using Virtual and/or Pseudo Virtual Lane”

Filed on Dec. 29, 2003, Ser. No. 60/532,966, entitled “Method And System For Using Extended Fabric Features With Fibre Channel Switch Elements”

Filed on Mar. 4, 2004, Ser. No. 60/550,250, entitled “Method And System for Programmable Data Dependent Network Routing”

Filed on May 7, 2004, Ser. No. 60/569,436, entitled “Method And System For Congestion Control In A Fibre Channel Switch”

Filed on May 18, 2004, Ser. No. 60/572,197, entitled “Method and System for Configuring Fibre Channel Ports” and

Filed on Dec. 29, 2003, Ser. No. 60/532,963 entitled “Method and System for Managing Traffic in Fibre Channel Switches”.

The disclosure of the foregoing applications is incorporated herein by reference in their entirety.

BACKGROUND

1. Field of the Invention

The present invention relates to fibre channel systems, and more particularly to virtual lane selection in fibre channel switches.

2. Background of the Invention

Fibre channel is a set of American National Standard Institute (ANSI) standards, which provide a serial transmission protocol for storage and network protocols such as HIPPI, SCSI, IP, ATM and others. Fibre channel provides an input/output interface to meet the requirements of both channel and network users.

Fibre channel supports three different topologies: point-to-point, arbitrated loop and fibre channel fabric. The point-to-point topology attaches two devices directly. The arbitrated loop topology attaches devices in a loop. The fibre channel fabric topology attaches host systems directly to a fabric, which are then connected to multiple devices. The fibre channel fabric topology allows several media types to be interconnected.

Fibre channel is a closed system that relies on multiple ports to exchange information on attributes and characteristics to determine if the ports can operate together. If the ports can work together, they define the criteria under which they communicate.

In fibre channel, a path is established between two nodes where the path's primary task is to transport data from one point to another at high speed with low latency, performing only simple error detection in hardware.

Fibre channel fabric devices include a node port or “N_Port” that manages fabric connections. The N_port establishes a connection to a fabric element (e.g., a switch) having a fabric port or F_port. Fabric elements include the intelligence to handle routing, error detection, recovery, and similar management functions.

A fibre channel switch is a multi-port device where each port manages a simple point-to-point connection between itself and its attached system. Each port can be attached to a server, peripheral, I/O subsystem, bridge, hub, router, or even another switch. A switch receives messages from one port and automatically routes it to another port. Multiple calls or data transfers happen concurrently through the multi-port fibre channel switch.

Fibre channel switches use memory buffers to hold frames received and sent across a network. Associated with these buffers are credits, which are the number of frames that a buffer can hold per fabric port.

Often a fibre channel switch is coupled between devices that use varying data rates to transfer data. The mis-match in the data transfer rates can result in inefficient use of the overall bandwidth. An illustration of this problem is shown in FIG. 2. FIG. 2 shows switches 207 and 209 coupled by a 10 G link 208. Host systems 203 and 202 are coupled to switch 207 by 2 G links 204 and 205, respectively. Host system 201 is coupled by a 1 G link 206. A target 213 is coupled to switch 209 by a 1 G link 210, while targets 214 and 215 are coupled by 2 G links 211 and 212, respectively.

As is shown in FIG. 2, host 203 can send data at 2 G to target 213 that can receive data at 1 G. Since target 213 receives data at a lower rate that can fill the receive buffers in switch 209 resulting in bandwidth degradation. One way to avoid this problem is to use virtual lanes on link 208.

Fibre channel switches use “virtual lanes” to allocate receive credits at an E_port. Virtual lanes are a portion of the data path between a source and destination port. Credits are allocated into groups so that a fast device sending data to a slow device does not consume all of the receive credits and cause bandwidth degradation.

The fibre channel standard does not provide any guidance as to how virtual lanes should be assigned or programmed.

Conventional switches use a destination identifier (“D_ID” a routing address in the frame header defined by fibre channel standards) to assign virtual lanes. This by itself is not very efficient or adaptive because fabric topology can vary and D_ID may not be the best parameter for virtual lane assignmemnt.

Therefore, what is required is a process and system that efficiently maps frames into virtual lanes to maximize bandwidth based on fabric topology.

SUMMARY OF THE INVENTION

A method for assigning virtual lanes (VL) in a fibre channel switch is provided. The method includes, determining if VL assignment is to be based on an incoming frame parameter or a programmed value; determining if an incoming frame is a preferred frame; and assigning a preferred routing priority if the incoming frame is designated as a preferred frame.

In yet another aspect of the present invention, a method for assigning virtual lanes, based on fabric topology is provided. The method includes, determining if a fabric topology is known; and assigning virtual lanes based on a known fabric topology.

In yet another aspect, a system for assigning virtual lanes in a fibre channel switch is provided. The system includes, a virtual lane cache that can compare incoming frame parameters based on which virtual lanes may be assigned; and a register to store parameters used for virtual lane assignment.

In yet another aspect, a method for selecting virtual lanes in a fibre channel switch is provided. The method includes, determining if a virtual lane is to be assigned based on a control register value or a virtual lane cache value; and determining if a frame is to be given routing priority over other frames. A frame's S_ID, D_ID, OX_ID or VSAN_ID may be used to assign virtual lanes.

In yet another aspect, a method for adjusting virtual lane credit for fibre channel switches is provided. The method includes, determining if virtual lanes are enabled with virtual lane compression; and mapping VC_RDYs, if virtual lane compression is enabled.

In yet another aspect of the present invention, a system for collecting virtual lane statistics in a fibre channel switch element is provided. The system includes plural counters for collecting information regarding a virtual lane, including a credit counter for monitoring virtual lane credit.

This brief summary has been provided so that the nature of the invention may be understood quickly. A more complete understanding of the invention can be obtained by reference to the following detailed description of the preferred embodiments thereof concerning the attached drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing features and other features of the present invention will now be described with reference to the drawings of a preferred embodiment. In the drawings, the same components have _the same reference numerals. The illustrated embodiment is intended to illustrate, but not to limit the invention. The drawings include the following Figures:

FIG. 1A shows an example of a Fibre Channel network system;

FIG. 1B shows an example of a Fibre Channel switch element, according to one aspect of the present invention;

FIG. 1C shows a block diagram of a 20-channel switch chassis, according to one aspect of the present invention;

FIG. 1D shows a block diagram of a Fibre Channel switch element with sixteen GL_Ports and four 10 G ports, according to one aspect of the present invention;

FIGS. 1E-1/1E-2 (jointly referred to as FIG. 1E) show another block diagram of a Fibre Channel switch element with sixteen GL_Ports and four 10 G ports, according to one aspect of the present invention;

FIG. 2 shows a block diagram of plural switches coupled to plural targets to illustrate shortcomings of conventional systems;

FIGS. 3A/3B (jointly referred to as FIG. 3) show a block diagram of a GL_Port, according to one aspect of the present invention;

FIGS. 4A/4B (jointly referred to as FIG. 3) show a block diagram of XG_Port (10 G) port, according to one aspect of the present invention;

FIG. 5 shows an example of a VL cache, used according to one aspect of the present invention; and

FIG. 6 shows a flow diagram of executable process steps used for selecting virtual lanes, according to one aspect of the present invention;

FIG. 7 shows a flow diagram for assigning virtual lanes based on fabric topology, according to one aspect of the present invention; and

FIG. 8 is a process flow diagram for generating VC_RDYs and adjusting virtual lane credit, according to one aspect of the present invention.

 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Definitions:

The following definitions are provided as they are typically (but not exclusively) used in the fibre channel environment, implementing the various adaptive aspects of the present invention.

“E-Port”: A fabric expansion port that attaches to another Interconnect port to create an Inter-Switch Link.

“F_Port”: A port to which non-loop N_Ports are attached to a fabric and does not include FL_ports.

“Fibre channel ANSI Standard”: The standard describes the physical interface, transmission and signaling protocol of a high performance serial link for support of other high level protocols associated with IPI, SCSI, IP, ATM and others.

“FC-1”: Fibre channel transmission protocol, which includes serial encoding, decoding and error control.

“FC-2”: Fibre channel signaling protocol that includes frame structure and byte sequences.

“FC-3”: Defines a set of fibre channel services that are common across plural ports of a node.

“FC-4”: Provides mapping between lower levels of fibre channel, IPI and SCSI command sets, HIPPI data framing, IP and other upper level protocols.

“Fabric”: The structure or organization of a group of switches, target and host devices (NL_Port, N_ports etc.).

“Fabric Topology”: This is a topology where a device is directly attached to a fibre channel fabric that uses destination identifiers embedded in frame headers to route frames through a fibre channel fabric to a desired destination.

“FL_Port”: A L_Port that is able to perform the function of a F_Port, attached via a link to one or more NL_Ports in an Arbitrated Loop topology.

“Inter-Switch Link”: A Link directly connecting the E_port of one switch to the E_port of another switch.

Port: A general reference to N. Sub.—Port or F.Sub.—Port.

“L_Port”: A port that contains Arbitrated Loop functions associated with the Arbitrated Loop topology.

“N-Port”: A direct fabric attached port.

“NL_Port”: A L_Port that can perform the function of a N_Port.

“Switch”: A fabric element conforming to the Fibre Channel Switch standards.

“VL” (Virtual Lane): A virtual portion of the data path between a source and destination port each having independent buffer to buffer flow control.

Fibre Channel System:

To facilitate an understanding of the preferred embodiment, the general architecture and operation of a fibre channel system will be described. The specific architecture and operation of the preferred embodiment will then be described with reference to the general architecture of the fibre channel system.

FIG. 1A is a block diagram of a fibre channel system 100 implementing the methods and systems in accordance with the adaptive aspects of the present invention. System 100 includes plural devices that are interconnected. Each device includes one or more ports, classified as node ports (N_Ports), fabric ports (F_Ports), and expansion ports (E_Ports). Node ports may be located in a node device, e.g. server 103, disk array 105 and storage device 104. Fabric ports are located in fabric devices such as switch 101 and 102. Arbitrated loop 106 may be operationally coupled to switch 101 using arbitrated loop ports (FL_Ports).

The devices of FIG. 1A are operationally coupled via “links” or “paths”. A path may be established between two N_ports, e.g. between server 103 and storage_104. A packet-switched path may be established using multiple links, e.g. an N-Port in server 103 may establish a path with disk array 105 through switch 102.

Fabric Switch Element

FIG. 1B is a block diagram of a 20-port ASIC fabric element according to one aspect of the present invention. FIG. 1B provides the general architecture of a 20-channel switch chassis using the 20-port fabric element. Fabric element includes ASIC 20 with non-blocking fibre channel class 2 (connectionless, acknowledged) and class 3 (connectionless, unacknowledged) service between any ports. It is noteworthy that ASIC 20 may also be designed for class 1 (connection-oriented) service, within the scope and operation of the present invention as described herein.

The fabric element of the present invention is presently implemented as a single CMOS ASIC, and for this reason the term “fabric element” and ASIC are used interchangeably to refer to the preferred embodiments in this specification. Although FIG. 1B shows 20 ports, the present invention is not limited to any particular number of ports.

ASIC 20 has 20 ports numbered in FIG. 1B as GL0 through GL19. These ports are generic to common Fibre Channel port types, for example, F_Port, FL_Port and E-Port. In other words, depending upon what it is attached to, each GL port can function as any type of port. Also, the GL port may function as a special port useful in fabric element linking, as described below.

For illustration purposes only, all GL ports are drawn on the same side of ASIC 20 in FIG. 1B. However, the ports may be located on both sides of ASIC 20 as shown in other figures. This does not imply any difference in port or ASIC design. Actual physical layout of the ports will depend on the physical layout of the ASIC.

Each port GL0-GL19 has transmit and receive connections to switch crossbar 50. One connection is through receive buffer 52, which functions to receive and temporarily hold a frame during a routing operation. The other connection is through a transmit buffer 54.

Switch crossbar 50 includes a number of switch crossbars for handling specific types of data and data flow control information. For illustration purposes only, switch crossbar 50 is shown as a single crossbar. Switch crossbar 50 is a connectionless crossbar (packet switch) of known conventional design, sized to connect 21×21 paths. This is to accommodate 20 GL ports plus a port for connection to a fabric controller, which may be external to ASIC 20.

In the preferred embodiments of switch chassis described herein, the fabric controller is a firmware-programmed microprocessor, also referred to as the input/out processor (“IOP”). IOP 66 is shown in FIG. 1C as a part of a switch chassis utilizing one or more of ASIC 20. As seen in FIG. 1B, bi-directional connection to IOP 66 is routed through port 67, which connects internally to a control bus 60. Transmit buffer 56, receive buffer 58, control register 62 and Status register 64 connect to bus 60. Transmit buffer 56 and receive buffer 58 connect the internal connectionless switch crossbar 50 to IOP 66 so that it can source or sink frames.

Control register 62 receives and holds control information from IOP 66, so that IOP 66 can change characteristics or operating configuration of ASIC 20 by placing certain control words in register 62. IOP 66 can read status of ASIC 20 by monitoring various codes that are placed in status register 64 by monitoring circuits (not shown).

FIG. 1C shows a 20-channel switch chassis S2 using ASIC 20 and IOP 66. S2 will also include other elements, for example, a power supply (not shown). The 20 GL ports correspond to channel C0-C19. Each GL port has a serial/deserializer (SERDES) designated as S0-S19. Ideally, the SERDES functions are implemented on ASIC 20 for efficiency, but may alternatively be external to each GL port.

Each GL port has an optical-electric converter, designated as OE0-OE19 connected with its SERDES through serial lines, for providing fibre optic input/output connections, as is well known in the high performance switch design. The converters connect to switch channels C0-C19. It is noteworthy that the ports can connect through copper paths or other means instead of optical-electric converters.

FIG. 1D shows a block diagram of ASIC 20 with sixteen GL ports and four 10 G (Gigabyte) port control modules designated as XG0-XG3 for four 10 G ports designated as XGP0-XGP3. ASIC 20 include a control port 62A that is coupled to IOP 66 through a PCI connection 66A.

FIG. 1E-1/1E-2 (jointly referred to as FIG. 1E) show yet another block diagram of ASIC 20 with sixteen GL and four XG port control modules. Each GL port control module has a Receive port (RPORT) 69 with a receive buffer (RBUF) 69A and a transmit port 70 with a transmit buffer (TBUF) 70A, as described below in detail. GL and XG port control modules are coupled to physical media devices (“PMD”) 76 and 75 respectively.

Control port module 62A includes control buffers 62B and 62D for transmit and receive sides, respectively. Module 62A also includes a PCI interface module 62C that allows interface with IOP 66 via a PCI bus 66A.

XG_Port (for example 74B) includes RPORT 72 with RBUF 71 similar to RPORT 69 and RBUF 69A and a TBUF and TPORT similar to TBUF 70A and TPORT 70. Protocol module 73 interfaces with SERDES to handle protocol based functionality.

GL Port:

FIGS. 3A-3B (referred to as FIG. 3) show a detailed block diagram of a GL port as used in ASIC 20. GL port 300 is shown in three segments, namely, receive segment (RPORT) 310, transmit segment (TPORT) 312 and common segment 311.

Receive Segment of GL Port:

Frames enter through link 301 and SERDES 302 converts data into 10-bit parallel data to fibre channel characters, which are then sent to receive pipe (“Rpipe” may be referenced as “Rpipe1” or “Rpipe2”) 303A via a de-multiplexer (DEMUX) 303. Rpipe 303A includes, parity module 305 and decoder 304. Decoder 304 decodes 10B data to 8B and parity module 305 adds a parity bit. Rpipe 303A also performs various Fibre Channel standard functions such as detecting a start of frame (SOF), end-of frame (EOF), Idles, R_RDYs (fibre channel standard primitive) and the like, which are not described since they are standard functions.

Rpipe 303A connects to smoothing FIFO (SMF) module 306 that performs smoothing functions to accommodate clock frequency variations between remote transmitting and local receiving devices.

Frames received by RPORT 310 are stored in receive buffer (RBUF) 69A, (except for certain Fibre Channel Arbitrated Loop (AL) frames). Path 309 shows the frame entry path, and all frames entering path 309 are written to RBUF 69A as opposed to the AL path 308.

Cyclic redundancy code (CRC) module 313 further processes frames that enter GL port 300 by checking CRC and processing errors according to FC_PH rules. The frames are subsequently passed to RBUF 69A where they are steered to an appropriate output link. RBUF 69A is a link receive buffer and can hold multiple frames.

Reading from and writing to RBUF 69A are controlled by RBUF read control logic (“RRD”) 319 and RBUF write control logic (“RWT”) 307, respectively. RWT 307 specifies which empty RBUF 69A slot will be written into when a frame arrives through the data link via multiplexer (“Mux”) 313B, CRC generate module 313A and EF (external proprietary format) module 314. EF module 314 encodes proprietary (i.e. non-standard) format frames to standard Fibre Channel 8B codes. Mux 313B receives input from Rx Spoof module 314A, which encodes frames to an proprietary format (if enabled). RWT 307 controls RBUF 69A write addresses and provides the slot number to tag writer (“TWT”) 317.

RRD 319 processes frame transfer requests from RBUF 69A. Frames may be read out in any order and multiple destinations may get copies of the frames.

Steering state machine (SSM) 316 receives frames and determines the destination for forwarding the frame. SSM 316 produces a destination mask, where there is one bit for each destination. Any bit set to a certain value, for example, 1, specifies a legal destination, and there can be multiple bits set, if there are multiple destinations for the same frame (multicast or broadcast).

SSM 316 makes this determination using information from alias cache 315, steering registers 316A, control register 326 values and frame contents. IOP 66 writes all tables so that correct exit path is selected for the intended destination port addresses.

The destination mask from SSM 316 is sent to TWT 317 and a RBUF tag register (RTAG) 318. TWT 317 writes tags to all destinations specified in the destination mask from SSM 316. Each tag identifies its corresponding frame by containing an RBUF 69A slot number where the frame resides, and an indication that the tag is valid.

Each slot in RBUF 69A has an associated set of tags, which are used to control the availability of the slot. The primary tags are a copy of the destination mask generated by SSM 316. As each destination receives a copy of the frame, the destination mask in RTAG 318 is cleared. When all the mask bits are cleared, it indicates that all destinations have received a copy of the frame and that the corresponding frame slot in RBUF 69A is empty and available for a new frame.

RTAG 318 also has frame content information that is passed to a requesting destination to pre-condition the destination for the frame transfer. These tags are transferred to the destination via a read multiplexer (RMUX) (not shown).

Transmit Segment of GL Port:

Transmit segment (“TPORT”) 312 performs various transmit functions. Transmit tag register (TTAG) 330 provides a list of all frames that are to be transmitted. Tag Writer 317 or common segment 311 write TTAG 330 information. The frames are provided to arbitration module (“transmit arbiter” (“TARB”)) 331, which is then free to choose which source to process and which frame from that source to be processed next.

TTAG 330 includes a collection of buffers (for example, buffers based on a first-in first out (“FIFO”) scheme) for each frame source. TTAG 330 writes a tag for a source and TARB 331 then reads the tag. For any given source, there are as many entries in TTAG 330 as there are credits in RBUF 69A.

TARB 331 is activated anytime there are one or more valid frame tags in TTAG 330. TARB 331 preconditions its controls for a frame and then waits for the frame to be written into TBUF 70A. After the transfer is complete, TARB 331 may request another frame from the same source or choose to service another source.

TBUF 70A is the path to the link transmitter. Typically, frames don't land in TBUF 70A in their entirety. Mostly, frames simply pass through TBUF 70A to reach output pins, if there is a clear path.

Switch Mux 332 is also provided to receive output from crossbar 50. Switch Mux 332 receives input from plural RBUFs (shown as RBUF 00 to RBUF 19), and input from CPORT 62A shown as CBUF 1 frame/status. TARB 331 determines the frame source that is selected and the selected source provides the appropriate slot number. The output from Switch Mux 332 is sent to ALUT 323 for S_ID spoofing and the result is fed into TBUF Tags 333.

TMUX (“TxMUX”) 339 chooses which data path to connect to the transmitter. The sources are: primitive sequences specified by IOP 66 via control registers 326 (shown as primitive 339A), and signals as specified by Transmit state machine (“TSM”) 346, frames following the loop path, or steered frames exiting the fabric via TBUF 70A.

TSM 346 chooses the data to be sent to the link transmitter, and enforces all fibre Channel rules for transmission. TSM 346 receives requests to transmit from loop state machine 320, TBUF 70A (shown as TARB request 346A) and from various other IOP 66 functions via control registers 326 (shown as IBUF Request 345A). TSM 346 also handles all credit management functions, so that Fibre Channel connectionless frames are transmitted only when there is link credit to do so.

Loop state machine (“LPSM”) 320 controls transmit and receive functions when GL_Port is in a loop mode. LPSM 320 operates to support loop functions as specified by FC-AL-2.

IOP buffer (“IBUF”) 345 provides IOP 66 the means for transmitting frames for special purposes.

Frame multiplexer (“Frame Mux” or “Mux”) 336 chooses the frame source, while logic (TX spoof 334) converts D_ID and S_ID from public to private addresses. Frame Mux 336 receives input from Tx Spoof module 334, TBUF tags 333, and Mux 335 to select a frame source for transmission.

EF module 338 encodes proprietary (i.e. non-standard) format frames to standard Fibre Channel 8B codes and CRC module 337 generates CRC data for the outgoing frames.

Modules 340-343 put a selected transmission source into proper format for transmission on an output link 344. Parity 340 checks for parity errors, when frames are encoded from 8B to 10B by encoder 341, marking frames “invalid”, according to Fibre Channel rules, if there was a parity error. Phase FIFO 342A receives frames from encode module 341 and the frame is selected by Mux 342 and passed to SERDES 343. SERDES 343 converts parallel transmission data to serial before passing the data to the link media. SERDES 343 may be internal or external to ASIC 20.

Common Segment of GL Port:

As discussed above, ASIC 20 include common segment 311 comprising of various modules. LPSM 320 has been described above and controls the general behavior of TPORT 312 and RPORT 310.

A loop look up table (“LLUT”) 322 and an address look up table (“ALUT”) 323 is used for private loop proxy addressing and hard zoning managed by firmware.

Common segment 311 also includes control register 326 that controls bits associated with a GL_Port, status register 324 that contains status bits that can be used to trigger interrupts, and interrupt mask register 325 that contains masks to determine the status bits that will generate an interrupt to IOP 66. Common segment 311 also includes AL control and status register 328 and statistics register 327 that provide accounting information for FC management information base (“MIB”).

Output from status register 324 may be used to generate a Fp Peek function. This allows a status register 324 bit to be viewed and sent to the CPORT.

Output from control register 326, statistics register 327 and register 328 (as well as 328A for an X_Port, shown in FIG. 4) is sent to Mux 329 that generates an output signal (FP Port Reg Out).

Output from Interrupt register 325 and status register 324 is sent to logic 335 to generate a port interrupt signal (FP Port Interrupt).

BIST module 321 is used for conducting embedded memory testing.

XG Port

FIGS. 4A-4B (referred to as FIG. 4) show a block diagram of a 10 G Fibre Channel port control module (XG FPORT) 400 used in ASIC 20. Various components of XG FPORT 400 are similar to GL port control module 300 that are described above. For example, RPORT 310 and 310A, Common Port 311 and 311A, and TPORT 312 and 312A have common modules as shown in FIGS. 3 and 4 with similar functionality.

RPORT 310A can receive frames from links (or lanes) 301A-301D and transmit frames to lanes 344A-344D. Each link has a SERDES (302A-302D), a de-skew module, a decode module (303B-303E) and parity module (304A-304D). Each lane also has a smoothing FIFO (TxSMF) module 305A-305D that performs smoothing functions to accommodate clock frequency variations. Parity errors are checked by module 403, while CRC errors are checked by module 404.

RPORT 310A uses a virtual lane (“VL”) cache 402 that stores plural vector values that are used for virtual lane assignment. In one aspect of the present. invention, VL Cache 402 may have 32 entries and two vectors per entry. IOP 66 is able to read or write VL cache 402 entries during frame traffic. State machine 401 controls credit that is received. On the transmit side, credit state machine 347 controls frame transmission based on credit availability. State machine 347 interfaces with credit counters 328A.

Also on the transmit side, modules 340-343 are used for each lane 344A-344D, i.e., each lane can have its own module 340-343. Parity module 340 checks for parity errors and encode module 341 encodes 8-bit data to 10 bit data. Mux 342B sends the 10-bit data to a SMF module 342 that handles clock variation on the transmit side. SERDES 343 then sends the data out to the link.

VL cache 402:

FIG. 5 shows a detailed block diagram of VL cache 402. Logic 500 is for the first entry (00). Subsequent entries are shown as 501 (entry 01) and 502 (entry 31).

VL_Select bit 514A from control register 326 is used to control the selection of a virtual lane for incoming frames. This allows selection of virtual lanes using various parameters as highlighted by the example below.

    • If the VL Cache 402 Hit 510=0, then
    • 000=Use VL_Default value for the VL_ID;
    • 001=Use D_ID for the VL_ID;
    • 010=Use OX_ID for the VL_ID
    • 011=Use S_ID for the VL_ID
    • 100=Use a virtual storage area network ID (VSAN-ID) number for the VL_ID
    • 101=Use D_ID for VC_RDY generation and S_ID for credit qualification
    • 110=Use S_ID for VC_RDY generation and D_ID for credit qualification
    • XXX=Any other field within the frame

If the Virtual Lane Cache 402 Hit=1, then use a bit(s) value supplied by Virtual Lane Cache 402. A virtual Lane identifier can also be selected by identifying the selection within specially coded areas of a frame. For example, when last word byte 3 bit 3=0, then:

    • VL_Select may be:
    • 000=Use VL_Default value for the VL_ID;
    • 001=Use frame D_ID for the VL_ID;
    • 010=Use frame OX_ID for the VL_ID
    • 011=Use frame S_ID for the VL_ID
    • 100=Use a virtual storage area network ID (VSAN-ID) number for the VL_ID
    • 101=Use D_ID for VC_RDY generation and S_ID for credit qualification
    • 110=Use S_ID for VC_RDY generation and D_ID for credit qualification
    • XXX=Any other field within the frame

When last word byte 3 bit 3=1, then: Last word byte 3 bits selects VL_ID.

It is noteworthy that the foregoing bit assignment is intended to provide an example of how virtual lanes may be assigned using the adaptive aspects of the present invention. The foregoing bit assignment is not intended to limit the present invention.

VL cache 402 includes a control word register 517, which is an IOP 66 Read Write (r/w) register whose bits determine an associated entry's mode of operation. For example, the “V” bit indicates a valid entry, “BE” indicates “byte enabled” for byte to byte comparison, “P” indicates the preference bit of a frame that allows a frame to jump to the head of the queue of incoming frames for processing, and VL_ID indicates the virtual lane identification. It is noteworthy the fields in register 517 although shown with certain bit values (for example, the BE bit is 4 bits and VL_ID bit is 3 bits), this is not to limit the invention to any particular bit value and is merely to provide an example. This is also true for other figures illustrating the various aspects of the present invention.

VL cache 402 also includes a port pair register 518 that stores certain bit values for D_ID and S_ID comparison. When D_ID 519 and S_ID 520 enter VL cache 402, the valid entries are compared to port pair word 518 entries. The comparison is performed by logic 522A, 522, 523, 524, 525, 526, 527, 528 and 521. Logic 521 generates the result of the comparison 521A, which is sent to encoder 508, and logic 511. Logic 511 provides a VL hit signal (or command) 510 to MUX 509 that indicates that the virtual lane assignment is to be based on VL cache 402 values. Mux 509 generates signal 509A for virtual lane assignment.

Control register 326 includes various select values, for example, VL_Select and a default value. These can be selected by the firmware for virtual lane assignment. These values (for example, S_ID 514 (similar to 520), OX_ID 515, D_ID 513 (similar to 519) and a default virtual lane (VL_DEFAULT) 516) are sent to MUX 512. Based on control register 326 values, frame fields and VL select 514A, Mux 512 generates a bit value 512A that is sent to Mux 509 for assigning VLs.

Mux 503 is used to generate a preference frame tag 504 based on the “P” field in register 517. Signal VL_P 507 designates the preference for a virtual lane frame. Signal 507 is generated using gate 506 and is based on frame data 504 and VL_Hit 505 (similar to signal 510) signal. Mux 503 also sends an output 503A to Mux 509 and receives an input 508A from encoder 508. Firmware can set field P for such preferential virtual lane assignment. It is noteworthy that the preference frame assignment can also be used without VL operation.

The following table shows an example of VL cache 402 entries. VL_ID may be encoded into a bit field:

Bits Function

    • Virtual Lane ID
    • 00=Virtual Lane 00
    • 01=Virtual Lane 01
    • 02=Virtual Lane 02
    • 03=Virtual Lane 03
    • 04=Virtual Lane 04
    • 05=Virtual Lane 05
    • 06=Virtual Lane 06
    • =Virtual Lane 07
    • Reserved
    • 16=Enable compare VLPP to incoming frame D_ID AL_PA field
    • 17=Enable compare VLPP to incoming frame D_ID area field
    • 18=Enable compare VLPP to incoming frame D_ID domain field
    • 19=Enable compare VLPP to incoming frame S_ID AL_PA field
    • 20=Enable compare VLPP to incoming frame S_ID area field
    • 21=Enable compare VLPP to incoming frame S_ID domain field
    • Where 0=Force compare equal
    • 1=Enable compare for equal or not equal
    • Preference Frame
    • Where 0=Normal frame
    • 1=Preference frame
    • Valid
    • 0=Not valid
    • 1=Valid

Virtual lane port pairs (“VLPP”) provide 32-port pair addresses for the compare mask.

The foregoing (including bit values/“32 Port”) are intended to illustrate the various aspects of the present invention and not to limit the invention.

FIG. 6 shows a flow diagram of executable process steps used for selecting virtual lanes, according to one aspect of the present invention. It is noteworthy that virtual lane selection/assignment criteria may vary from port to port of ASIC 20. Also, each end of a link may have different virtual lane assignment criteria. Hence, an entire switch element does not have to use the same VL assignment criteria. Furthermore, virtual lanes may not only be used among switches, but also between N_ports and loop ports.

Turning in detail to FIG. 6, the virtual lane assignment process starts in step S601, when incoming frames are received by RPORT 31A.

In step S602, the process matches the incoming frame's D_ID (519) and S_ID (520) in VL cache 402. If there is no match, then in step S603, a selected value is used to identify the frame's virtual lane. In one aspect, the frame's D_ID, S_ID, OX_ID, the frames VSAN_ID (virtual storage area numbe) or a VL default value from control register 326 may be used to assign a virtual lane for an incoming frame. Thereafter, the process ends in step S604.

If a valid match occurs in step S602, then in step S605, the VL_ID is provided by VL cache 402.

If VL_ID is to be assigned by VL Cache 402 values, then in step S606, the process determines if a particular frame is to be given preference over other frames. This is based on the value of “P” bit set in control word register 517. If VL preference bit is set, then in step S607, the process generates VL_P 507 that designates a particular frame to be a Virtual lane Preference frame.

In step S608, a VL_ID with preference is written to RTAG 318.

If the VL preference bit is not set, as determined in step S606, then in step S609, a VL_ID without preference is written to RTAG 318 and the process ends in step S610.

In yet another aspect of the present invention, virtual lanes may be assigned based on fabric topology. This is important because bandwidth of various links may vary and may depend on fabric topology.

FIG. 7 shows a flow diagram for assigning virtual lanes based on fabric topology. In one aspect of the present invention, optimum virtual lane assignment based on fabric topology information may be known and stored in firmware.

Turning in detail to FIG. 7, in step S700, the process starts. In step S701, the process determines if a particular fabric topology is known. If the fabric topology is not known, then in step S702, the process makes the optimum generic virtual lane assignments for the fabric topology.

If the fabric topology is known, then in step S703, the fabric topology is identified.

In step S704, the process assigns virtual lanes based on the fabric topology. In one aspect, register 326 or VL cache 402 values may be used by firmware to assign virtual lanes based on the identified topology.

In one aspect of the present invention, virtual lanes may be compressed, which will allow a link that supports N virtual lanes to communicate with another link that may support M virtual lanes. In this case, N is not equal to M and in one aspect of the present invention, N may be equal to 4 lanes and M may be equal to 8. A VL_Compress bit may also be stored in register 326 that controls VL compression. VL_Compress is used by TPORT 312A to determine which VC_RDY (a fibre channel standard defined primitive) to send, once notified by RBUF 69A that a frame has been disposed.

FIG. 8 is a process flow diagram for generating VC_RDYs and adjusting virtual lane credit. The process starts in step S800 (from step S610 in FIG. 6)

In step S801, the process determines if a frame has been sent to all destination(s). It is noteworthy that unicast frames have a single destination while multicast frames have multiple destinations. If the frame has been sent to all destinations, then in step S803, the process determines if virtual lanes are enabled. If virtual lines are not enabled, then in step S805, a R_RDY is spawned and the process sends.

If virtual lanes are enabled then in step S804, the process determines if VL compression is enabled. If VL compression is enabled, then VL_ID(M) is mapped to VC_RDY(N)in step S810 and a VC_RDY(N) is spawned in step S812.

If VL compression is not enabled in step S804, then VL_ID(M) is mapped to VC_RDY(M) in step S811, without compression and VC_RDY(M) is spawned in step S812, and the process ends.

If in step S801, the frame has not been sent to all destinations, then in step S802, the process determines if there is a request for the frame and status. If there is no request in step S802, then the process goes back to step S800.

If there is a request for frame and status in step S802, the process determines in step S806 if VL compression is enabled. If VL compression is enabled, then in step S808, VL_ID(M) is mapped to adjust virtual lane credit management mechanism (N). If VL compression is not enabled, then in step S807, VL_ID(M) is mapped to adjust virtual lane credit management mechanism(M).

Thereafter, in step s809, status is sent to TARB 335 and the frame is sent to TBUF 70A

An example for Step S811: VL_Compress=0, which means VL compression is not enabled:

VL # from RBUF Spawned VC RDY 0 0 1 1 2 2 3 3 4 4 5 5 6 6 7 7

An example for step S810: If VL_Compress=1, which means VL compression is enabled, then:

VL # from RBUF Spawned VC RDY 0 0 1 1 2 2 3 3 4 0 5 1 6 2 7 3

In one aspect of the present invention, the use of VL-Compress allows switch 207 supporting 4 virtual lanes to communicate with switch 209 that supports 8 virtual lanes. Switch 209 does not have to downgrade it's capabilities because frames moving from switch 207 to 209 use 4 virtual lanes, while frames moving from switch 209 to switch 207 use 8 virtual lanes.

The foregoing is an example to illustrate virtual lane assignment where lanes are compressed and non-compressed situations. The invention is not limited to the foregoing specific allocation of lanes or number of lanes.

In one aspect of the present invention, virtual lane assignment can be programmed based on firmware or fabric topology, making the system and process versatile and flexible.

In yet another aspect of the present invention, virtual lane statistics are collected for each lane. Various counters can be used in statistics module 327 to gather information. For example, a counter (“CL2 Frames In Count” (“C2FI”)) increments every time a SOFi2 or SOFn2 frame is received into the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CL2 Frames Out Count (“C2FO”)) increments every time a SOFi2 or SOFn2 frame leaves the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CL2 Words In Count (“C2WI”)) can be used to count every time a frame word of an SOFi2 or SOFn2 frame is received into the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CL2Words out Count (“C2WO”)) increments every time a SOFi2 or SOFn2 frame word is transmitted from the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CL3 Frames In Count (“C3FI”)) increments every time a SOFi3 or SOFn3 frame is received into the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CL3 Frames Out Count(“C3FO”)) increments every time a SOFi3 or SOFn3 frame is transmitted from the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CL3 Words In Count (“C3WI”)) increments every time a frame word of an SOFi3 or SOFn3 frame is received into the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CL3 Word Out Count(“C3WO”)) increments every time a SOFi3 or SOFn3 frame word is transmitted from the fabric. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (ISL Frames In Count (“IFI”)) increments when a SOFi2, SOFn2, SOFi3 or SOFn3 frame is received into the fabric that uses steering register 316A domain routing. A rollover event is spawned when the counter increments after reaching its maximum value.

Yet another counter (Invalid Transmission Word Count (“DEC”))increments every time an “Invalid Transmission Word (ITW)” is detected at RPORT 310A. This error can occur on a word basis. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (CRC Error Count (“CEC”)) increments every time a CRC error is detected on an incoming frame. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (Transmit Wait Count(“TWAITC”) increments every time TARB 335 selects a word to transmit but is not able to send the word, especially due to lack of virtual lane credit. A rollover event is spawned when the counter increments after reaching its maximum value.

Another counter (Class 3 Toss Count (“C3TC”) increments each time a SOFi3 or SOFn3 frame is tossed from TBUF 70A, except for hard zoning violations. A separate counter (Hard Zoning Violation Count (“HZVC”) may be used for counting the number of attempts a frame makes to violate a hard zone at TBUF 70A. A rollover event is spawned when the counter increments after reaching its maximum value.

Yet another counter (Hard Zoning Toss Count (“HZTC”)) may be used to count each time a SOFi3 or SOFn3 frame is tossed from TBUF for hard zoning violations resulting from ALUT 323 miss or multiple hits. A rollover event is spawned when the counter increments after reaching its maximum value.

In yet another aspect of the present invention, plural bit counters (Virtual Lane Credit Count)is used monitor virtual lane credit. The counter may be located among credit counters 328. The counters decrement each time a select R_RDY or VC_RDY is received and increments each time a frame is transmitted on a virtual lane. The following are some of the bits that may be used to monitor credits:

“TBUF_Frame_Departure: This bit sets each time a frame departs for a given virtual lane.

“HZ_Toss_Frame_Rollover” This denotes that a hard zoning toss count counter for a given virtual lane has overflowed and has gone back to zero.

“CL3_Toss_Frames_Rollover”: This denotes that CL3TC counter for a given virtual lane has overflowed.

“CL2_Frames_Out Rollover”: This denotes that the C2FO counter for a given virtual lane has overflowed.

“CL2_Words_Out_Rollover”: This denotes that the C2WO counter for a given virtual lane has overflowed.

“CL3_Frames_Out_Rollover”: This denotes that the C3FO counter for a given virtual lane has overflowed.

“CL3_Words_Out_Rollover”: This denotes that the C3WO counter for a given virtual lane has overflowed.

“TwaitC0_Thres” Denotes that TWAITCO threshold for a given virtual lane has overflowed.

“Wait_Count0_Rollover”: This denotes that the TWAITCO counter for a given virtual lane has overflowed.

“CL3_Toss_Error”: This sets when a class fibre channel 3 frame is tossed out of TBUF 70A. This can occur because the frame timed out in RBUFF 69A or CBUF 62D, port is offline or logged out or TTAG 330 is in a flush state.

“CL2_Toss_Error”; This sets when a class 2 frame is tossed out of TBUF 70A.

The foregoing parameters as collected by modules 327 and 328 can be used by firmware for diagnostic purposes as well as for improving bandwidth.

Although the present invention has been described with reference to specific embodiments, these embodiments are illustrative only and not limiting. Many other applications and embodiments of the present invention will be apparent in light of this disclosure and the following claims.

Claims

1. A method for assigning virtual lanes (VL) in a fibre channel switch having a plurality of ports, comprising:

(a) receiving an incoming frame at a port from among the plurality of ports; wherein each of the plurality of ports include a receive segment to receive the incoming frame and a transmit segment for transmitting the incoming frame;
(b) determining if a destination identifier and a source identifier in a frame header for the incoming frame matches a destination identifier value and a source identifier value stored at the port receiving the incoming frame;
(c) if there is no match in step (b), then assigning a virtual lane based on a frame parameter within the frame header;
(d) if there is a match in step (b) then assigning a virtual lane based on a parameter from a virtual lane cache; and
(f) if there is a match in step (b), determining if an indicator for indicating that the received frame is a preferred frame is set; and
(g) if the indicator in step (f) is set, then assigning a virtual lane with a preferred routing priority.

2. Th method of claim 1, wherein VL assignment criteria varies for the plurality of ports of the fibre channel switch element.

3. The method of claim 1, wherein different links coupled to the plurality of ports of the fibre channel switch element have different VL assignment criteria.

4. The method of claim 3, wherein each end of a link has different VL assignment criteria.

5. The method of claim 1, wherein in VL assignment is performed for one or more of N_Ports and loop port.

6. The method of claim 1, wherein in step (c) one or more of a destination identifier (D_ID), a source identifier (S_ID), an originator identifier (OX_ID), and a virtual storage area network identifier (VSAN_ID) is used for assigning a virtual lane.

7. The method of claim 1, wherein a bit in a control register is set to indicate if the received incoming frame is a preferred frame.

8. A system for assigning virtual lanes in a fibre channel switch having a plurality of ports, comprising:

a receive segment at a port from among the plurality of ports, for receiving an incoming frame; and
a virtual lane cache that compares frame parameters in the incoming frame header with parameters stored at the port; and if there is a match, then assigns the virtual lanes base on parameters stored within a register; and if there is no match, then assigns the virtual lanes based on frame parameters included within the incoming frame header;
wherin the virtual lane cache includes a control word register and a port pair register and their values are used for virtual lane assignment.

9. A system for assigning virtual lanes in a fibre channel switch having a plurality of ports, comprising:

a receive segment at a port from among the plurality of ports, for receiving an incoming frame; and
a virtual lane cache that compares frame parameters in the incoming frame header with parameters stored at the port; and if there is a match, then assigns the virtual lanes based on parameters stored within a register; and if there is no match, then assigns the virtual lanes based on frame parameters included within the incoming frame header;
wherein the virtual lane cache includes a control word register and a port pair register and their values are used for virtual lane assignment; and wherein the virtual lane cache includes logic for comparing incoming frame parameters with values stored in the port pair word register.

10. A system for assigning virtual lanes in a fibre channel switch having a plurality of ports, comprising:

a receive segment at a port from among the plurality of ports, for receiving an incoming frame; and
a virtual lane cache that compares frame parameters in the incoming frame header with parameters stored at the port; and if there is a match, then assigns the virtual lanes based on parameters stored within a register; and if there is no match, then assigns the virtual lanes based on frame parameters included within the incoming frame header;
wherein one or more of destination identifier (D_ID), a source identifier (S_ID), an originator identifier (OX_ID), and a virtual storage area network identifier (VSAN_ID) is used for assigning a virtual lane.

11. A method for assigning virtual lanes (VL) in a fibre channel switch having a plurality of ports, comprising:

(a) receiving an incoming frame at a port from among the plurality of ports; wherein each of the plurality of ports include a receive segment to receive the incoming frame and a transmit segment for transmitting the incoming frame;
(b) determining if a destination identifier and source identifier in a frame header for the incoming frame matches a destination identifier value and a source identifier value stored at the port receiving the incoming frame;
(c) if there is no match in step (b), then assigning a virtual lane has based on a frame parameter within the frame header;
(d) if there is a match in step (b), then assigning a virtual lane based on a parameter stored a the port, and
if there is a match in step (b) determining if an indicator for indicating that the received frame is a preferred frame is set; and
if the indicator is set, then assigning a virtual lane with a preferred routing priority.

12. The method of claim 11, wherein a bit in a control register is set to indicate if the received incoming frame is a preferred frame.

13. A method for assigning virtual lanes (VL) in a fibre channel switch having a plurality of ports, comprising:

a) receiving an incoming frame at a port from among the plurality of ports: wherein each of the plurality of ports include a receive segment to receive the incoming frame and a transmit segment for transmitting the incoming frame;
b) determining if a destination identifier and a source identifier in a frame header for the incoming frame matches a destination identifier value and a source identifier value stored at the port receiving the incoming frame;
(c) if there is no match in step (b), then assigning a virtual lane based on a frame parameter within the frame header;
(d)if there is a match in step (b), then assigning a virtual lane based on a parameter stored at the port;
wherein in step (c), one or more of a destination identifier (D_D), a source identifier (S_ID), an originator identifier (OX_ID), and a virtual storage area network identifier (VSAN_ID) is used for assigning a virtual lane.
Referenced Cited
U.S. Patent Documents
4081612 March 28, 1978 Hafner
4162375 July 24, 1979 Schilichte
4200929 April 29, 1980 Davidjuk et al.
4258418 March 24, 1981 Heath
4344132 August 10, 1982 Dixon et al.
4382159 May 3, 1983 Bowditch
4425640 January 10, 1984 Philip et al.
4546468 October 8, 1985 Christmas et al.
4569043 February 4, 1986 Simmons et al.
4691296 September 1, 1987 Struger
4716561 December 29, 1987 Angell et al.
4725835 February 16, 1988 Schreiner et al.
4821034 April 11, 1989 Anderson et al.
4860193 August 22, 1989 Bentley et al.
4980857 December 25, 1990 Walter et al.
5025370 June 18, 1991 Koegel et al.
5051742 September 24, 1991 Hullett et al.
5090011 February 18, 1992 Fukuta et al.
5115430 May 19, 1992 Hahne et al.
5144622 September 1, 1992 Takiyasu et al.
5258751 November 2, 1993 DeLuca et al.
5260933 November 9, 1993 Rouse
5260935 November 9, 1993 Turner
5339311 August 16, 1994 Turner
5367520 November 22, 1994 Cordell
5390173 February 14, 1995 Spinney et al.
5425022 June 13, 1995 Clark et al.
5537400 July 16, 1996 Diaz et al.
5568165 October 22, 1996 Kimura
5568167 October 22, 1996 Galbi et al.
5579443 November 26, 1996 Tatematsu et al.
5590125 December 31, 1996 Acampora et al.
5594672 January 14, 1997 Hicks
5598541 January 28, 1997 Malladi
5610745 March 11, 1997 Bennett
5623492 April 22, 1997 Teraslinna
5666483 September 9, 1997 McClary
5677909 October 14, 1997 Heide
5687172 November 11, 1997 Cloonan et al.
5701416 December 23, 1997 Thorson et al.
5706279 January 6, 1998 Teraslinna
5732206 March 24, 1998 Mendel
5748612 May 5, 1998 Stoevhase et al.
5764927 June 9, 1998 Murphy et al.
5768271 June 16, 1998 Seid et al.
5768533 June 16, 1998 Ran
5784358 July 21, 1998 Smith et al.
5790545 August 4, 1998 Holt et al.
5790840 August 4, 1998 Bulka et al.
5812525 September 22, 1998 Teraslinna
5818842 October 6, 1998 Burwell et al.
5821875 October 13, 1998 Lee et al.
5822300 October 13, 1998 Johnson et al.
5825748 October 20, 1998 Barkey et al.
5828475 October 27, 1998 Bennett et al.
5835752 November 10, 1998 Chiang et al.
5850386 December 15, 1998 Anderson et al.
5892604 April 6, 1999 Yamanaka et al.
5894560 April 13, 1999 Carmichael et al.
5925119 July 20, 1999 Maroney
5936442 August 10, 1999 Liu et al.
5954796 September 21, 1999 McCarty et al.
5974547 October 26, 1999 Klimenko
5978359 November 2, 1999 Caldara et al.
5978379 November 2, 1999 Chan et al.
5987028 November 16, 1999 Yang et al.
5999528 December 7, 1999 Chow et al.
6009226 December 28, 1999 Tsuji et al.
6011779 January 4, 2000 Wills
6014383 January 11, 2000 McCarty
6021128 February 1, 2000 Hosoya et al.
6026092 February 15, 2000 Abu-Amara et al.
6031842 February 29, 2000 Trevitt et al.
6046979 April 4, 2000 Bauman
6047323 April 4, 2000 Krause
6055618 April 25, 2000 Thorson
6061360 May 9, 2000 Miller et al.
6081512 June 27, 2000 Muller et al.
6108738 August 22, 2000 Chambers et al.
6108778 August 22, 2000 LaBerge
6118776 September 12, 2000 Berman
6128292 October 3, 2000 Kim et al.
6134127 October 17, 2000 Kirchberg
6144668 November 7, 2000 Bass et al.
6147976 November 14, 2000 Shand et al.
6151644 November 21, 2000 Wu
6158014 December 5, 2000 Henson
6160813 December 12, 2000 Banks et al.
6185203 February 6, 2001 Berman
6201787 March 13, 2001 Baldwin et al.
6209089 March 27, 2001 Selitrennikoff et al.
6229822 May 8, 2001 Chow et al.
6230276 May 8, 2001 Hayden
6240096 May 29, 2001 Book
6252891 June 26, 2001 Perches
6253267 June 26, 2001 Kim et al.
6278708 August 21, 2001 Von Hammerstein et al.
6286011 September 4, 2001 Velamuri et al.
6289002 September 11, 2001 Henson et al.
6301612 October 9, 2001 Selitrennikoff et al.
6307857 October 23, 2001 Yokoyama et al.
6308220 October 23, 2001 Mathur
6311204 October 30, 2001 Mills
6324181 November 27, 2001 Wong et al.
6330236 December 11, 2001 Ofek et al.
6333932 December 25, 2001 Kobayasi et al.
6335935 January 1, 2002 Kadambi et al.
6343324 January 29, 2002 Hubis et al.
6353612 March 5, 2002 Zhu et al.
6370605 April 9, 2002 Chong
6397360 May 28, 2002 Bruns
6401128 June 4, 2002 Stai et al.
6404749 June 11, 2002 Falk
6411599 June 25, 2002 Blanc et al.
6411627 June 25, 2002 Hullett et al.
6418477 July 9, 2002 Verma
6421342 July 16, 2002 Schwartz et al.
6421711 July 16, 2002 Blumenau et al.
6424658 July 23, 2002 Mathur
6438628 August 20, 2002 Messerly et al.
6449274 September 10, 2002 Holden et al.
6452915 September 17, 2002 Jorgensen
6467008 October 15, 2002 Gentry et al.
6470026 October 22, 2002 Pearson et al.
6480500 November 12, 2002 Erimli et al.
6509988 January 21, 2003 Saito
6522656 February 18, 2003 Gridley
6532212 March 11, 2003 Soloway et al.
6570850 May 27, 2003 Gutierrez et al.
6570853 May 27, 2003 Johnson et al.
6594231 July 15, 2003 Byham et al.
6597691 July 22, 2003 Anderson et al.
6606690 August 12, 2003 Padovano
6614796 September 2, 2003 Black et al.
6622206 September 16, 2003 Kanamaru et al.
6629161 September 30, 2003 Matsuki et al.
6643298 November 4, 2003 Brunheroto et al.
6657962 December 2, 2003 Barri et al.
6684209 January 27, 2004 Ito et al.
6697359 February 24, 2004 George
6697368 February 24, 2004 Chang et al.
6697914 February 24, 2004 Hospodor et al.
6718497 April 6, 2004 Whitby-Strevens
6738381 May 18, 2004 Agnevik et al.
6744772 June 1, 2004 Eneboe et al.
6779083 August 17, 2004 Ito et al.
6785241 August 31, 2004 Lu et al.
6807181 October 19, 2004 Weschler
6816492 November 9, 2004 Turner et al.
6816750 November 9, 2004 Klaas
6859435 February 22, 2005 Lee et al.
6865157 March 8, 2005 Scott et al.
6886141 April 26, 2005 Kunz et al.
6888831 May 3, 2005 Hospodor et al.
6901072 May 31, 2005 Wong
6904507 June 7, 2005 Gil
6922408 July 26, 2005 Bloch et al.
6928470 August 9, 2005 Hamlin
6934799 August 23, 2005 Acharya et al.
6941357 September 6, 2005 Nguyen et al.
6941482 September 6, 2005 Strong
6947393 September 20, 2005 Hooper, III
6952659 October 4, 2005 King et al.
6968463 November 22, 2005 Pherson et al.
6975627 December 13, 2005 Parry et al.
6987768 January 17, 2006 Kojima et al.
6988130 January 17, 2006 Blumenau et al.
6988149 January 17, 2006 Odenwald
7000025 February 14, 2006 Wilson
7002926 February 21, 2006 Eneboe et al.
7010607 March 7, 2006 Bunton
7024410 April 4, 2006 Ito et al.
7031615 April 18, 2006 Genrile
7039070 May 2, 2006 Kawakatsu
7039870 May 2, 2006 Takaoka et al.
7047326 May 16, 2006 Crosbie et al.
7050392 May 23, 2006 Valdevit
7051182 May 23, 2006 Blumenau et al.
7055068 May 30, 2006 Riedl
7061862 June 13, 2006 Horiguchi et al.
7061871 June 13, 2006 Sheldon et al.
7076569 July 11, 2006 Bailey et al.
7092374 August 15, 2006 Gubbi
7110394 September 19, 2006 Chamdani et al.
7120728 October 10, 2006 Krakirian et al.
7123306 October 17, 2006 Goto et al.
7124169 October 17, 2006 Shimozono et al.
7150021 December 12, 2006 Vajjhala et al.
7151778 December 19, 2006 Zhu et al.
7171050 January 30, 2007 Kim
7185062 February 27, 2007 Lolayekar et al.
7187688 March 6, 2007 Garmire et al.
7188364 March 6, 2007 Volpano
7190667 March 13, 2007 Susnow et al.
7194538 March 20, 2007 Rabe et al.
7200108 April 3, 2007 Beer et al.
7200610 April 3, 2007 Prawdiuk et al.
7209478 April 24, 2007 Rojas et al.
7215680 May 8, 2007 Mullendore et al.
7221650 May 22, 2007 Cooper et al.
7230929 June 12, 2007 Betker et al.
7233570 June 19, 2007 Gregg
7233985 June 19, 2007 Hahn et al.
7245613 July 17, 2007 Winkles et al.
7245627 July 17, 2007 Goldenberg et al.
7248580 July 24, 2007 George et al.
7263593 August 28, 2007 Honda et al.
7266286 September 4, 2007 Tanizawa et al.
7269131 September 11, 2007 Cashman et al.
7269168 September 11, 2007 Roy et al.
7277431 October 2, 2007 Walter et al.
7287063 October 23, 2007 Baldwin et al.
7292593 November 6, 2007 Winkles et al.
7315511 January 1, 2008 Morita et al.
7327680 February 5, 2008 Kloth
7346707 March 18, 2008 Erimli
7352740 April 1, 2008 Hammons et al.
7397788 July 8, 2008 Mies et al.
7406034 July 29, 2008 Cometto et al.
20010011357 August 2, 2001 Mori
20010022823 September 20, 2001 Renaud
20010033552 October 25, 2001 Barrack et al.
20010038628 November 8, 2001 Ofek et al.
20010043564 November 22, 2001 Bloch et al.
20010047460 November 29, 2001 Kobayashi et al.
20020016838 February 7, 2002 Geluc et al.
20020034178 March 21, 2002 Schmidt et al.
20020071387 June 13, 2002 Horiguchi et al.
20020103913 August 1, 2002 Tawil et al.
20020104039 August 1, 2002 DeRolf et al.
20020118692 August 29, 2002 Oberman et al.
20020122428 September 5, 2002 Fan et al.
20020124124 September 5, 2002 Matsumoto et al.
20020147560 October 10, 2002 Devins et al.
20020147843 October 10, 2002 Rao
20020156918 October 24, 2002 Valdevit et al.
20020159385 October 31, 2002 Susnow et al.
20020172195 November 21, 2002 Pekkala et al.
20020174197 November 21, 2002 Schimke et al.
20020191602 December 19, 2002 Woodring et al.
20020194294 December 19, 2002 Blumenau et al.
20020196773 December 26, 2002 Berman
20030002503 January 2, 2003 Brewer et al.
20030002516 January 2, 2003 Boock et al.
20030016683 January 23, 2003 George et al.
20030021239 January 30, 2003 Mullendore et al.
20030026267 February 6, 2003 Oberman et al.
20030026287 February 6, 2003 Mullendore et al.
20030033487 February 13, 2003 Pfister et al.
20030035433 February 20, 2003 Craddock et al.
20030046396 March 6, 2003 Richter et al.
20030056000 March 20, 2003 Mullendore et al.
20030063567 April 3, 2003 Dehart
20030072316 April 17, 2003 Niu et al.
20030076788 April 24, 2003 Grabauskas et al.
20030079019 April 24, 2003 Lolayekar et al.
20030084219 May 1, 2003 Yao et al.
20030086377 May 8, 2003 Berman
20030091062 May 15, 2003 Lay et al.
20030093607 May 15, 2003 Main et al.
20030103451 June 5, 2003 Lutgen et al.
20030112819 June 19, 2003 Kofoed et al.
20030115355 June 19, 2003 Cometto et al.
20030117961 June 26, 2003 Chuah et al.
20030118053 June 26, 2003 Edsall et al.
20030120743 June 26, 2003 Coatney et al.
20030120791 June 26, 2003 Weber et al.
20030120983 June 26, 2003 Vieregge et al.
20030126223 July 3, 2003 Jenne et al.
20030126242 July 3, 2003 Chang
20030131105 July 10, 2003 Czeiger et al.
20030137941 July 24, 2003 Kaushik et al.
20030139900 July 24, 2003 Robison
20030172149 September 11, 2003 Edsall et al.
20030172239 September 11, 2003 Swank
20030174652 September 18, 2003 Ebata
20030174721 September 18, 2003 Black et al.
20030174789 September 18, 2003 Waschura et al.
20030179709 September 25, 2003 Huff
20030179748 September 25, 2003 George et al.
20030179755 September 25, 2003 Fraser
20030189930 October 9, 2003 Terrell et al.
20030189935 October 9, 2003 Warden et al.
20030191857 October 9, 2003 Terrell et al.
20030195983 October 16, 2003 Krause
20030198238 October 23, 2003 Westby
20030200315 October 23, 2003 Goldenberg et al.
20030218986 November 27, 2003 DeSanti et al.
20030229808 December 11, 2003 Heintz et al.
20030236953 December 25, 2003 Grieff et al.
20040013088 January 22, 2004 Gregg
20040013092 January 22, 2004 Betker et al.
20040013113 January 22, 2004 Singh et al.
20040013125 January 22, 2004 Betker et al.
20040015638 January 22, 2004 Forbes
20040024831 February 5, 2004 Yang et al.
20040028038 February 12, 2004 Anderson et al.
20040054776 March 18, 2004 Klotz et al.
20040054866 March 18, 2004 Blumenau et al.
20040057389 March 25, 2004 Klotz et al.
20040064664 April 1, 2004 Gil
20040081186 April 29, 2004 Warren et al.
20040081196 April 29, 2004 Elliott
20040081394 April 29, 2004 Biran et al.
20040085955 May 6, 2004 Walter et al.
20040085974 May 6, 2004 Mies et al.
20040085994 May 6, 2004 Warren et al.
20040092278 May 13, 2004 Diepstraten et al.
20040100944 May 27, 2004 Richmond et al.
20040109418 June 10, 2004 Fedorkow et al.
20040123181 June 24, 2004 Moon et al.
20040141518 July 22, 2004 Milligan et al.
20040141521 July 22, 2004 George
20040151188 August 5, 2004 Maveli et al.
20040153526 August 5, 2004 Haun et al.
20040153914 August 5, 2004 El-Batal
20040174813 September 9, 2004 Kasper et al.
20040202189 October 14, 2004 Arndt et al.
20040208201 October 21, 2004 Otake
20040267982 December 30, 2004 Jackson et al.
20050023656 February 3, 2005 Leedy
20050036499 February 17, 2005 Dutt et al.
20050036763 February 17, 2005 Kato et al.
20050047334 March 3, 2005 Paul et al.
20050073956 April 7, 2005 Moores et al.
20050076113 April 7, 2005 Klotz et al.
20050088969 April 28, 2005 Carlsen et al.
20050108444 May 19, 2005 Flauaus et al.
20050111845 May 26, 2005 Nelson et al.
20050117522 June 2, 2005 Basavaiah et al.
20050177641 August 11, 2005 Yamagami
20050198523 September 8, 2005 Shanbhag et al.
20060013248 January 19, 2006 Mujeeb et al.
20060034192 February 16, 2006 Hurley et al.
20060034302 February 16, 2006 Peterson
20060047852 March 2, 2006 Shah et al.
20060074927 April 6, 2006 Sullivan et al.
20060107260 May 18, 2006 Motta
20060143300 June 29, 2006 See et al.
20060184711 August 17, 2006 Pettey et al.
20060203725 September 14, 2006 Paul et al.
20060274744 December 7, 2006 Nagai et al.
20070206502 September 6, 2007 Martin et al.
Foreign Patent Documents
0649098 September 1994 EP
0856969 January 1998 EP
WO-98/36537 August 1998 WO
WO-01/95566 December 2001 WO
WO03/088050 October 2003 WO
Other references
  • Clark, Tom, “Zoning for Fibre Channel Fabrics”, Vixel Corporation Paper—XP002185194., (Aug. 1999), pp. 1-6.
  • Malavalli, Kumar, et al., “Distributed Computing with fibre channel fabric”, Proc of the Computer Soc. Int'l Conf., Los Alamitos, IEEE Comp Soc. Press., vol. Conf. 37, XP000340745, (Feb. 24, 1992), pp. 269-274.
  • Martin, Charles R., “Fabric Interconnection of fibre channel standard nodes”, Proceedings of the SPIE, (Sep. 8, 1992), pp. 65-71.
  • Yoshida, Hu, “LUN Security Considerations for Storage Area Networks,” Hitachi Data Systems Paper—XP 002185193 (1999), pp. 1-7.
  • Claudio DeSanti, “Virtual Fabrics Switch Support” ; VF Switch Support, T11/04-395v2. Sep. 2004, pp. 1-15.
  • Pelissier et al, “Inter-Fabric Routing” , dated Jul. 30, 2004, Inter Fabric Routing (04-520v0); pp. 1-31.
  • DeSanti et al, “Virtual Fabrics”; Virtual Fabrics, T11/03-352v0, May 2003; pp. 1-4.
  • Martin et al , “Virtual Channel Architecture” , Presentation by Brocade to T11/03-369V0 dated Jun. 2, 2003.
  • “Examination Report from the European Patent Office dated Oct. 12, 2007 for European Application No. 05 805 632.6”.
  • “Final Office Action from USPTO dated May 21, 2008 for U.S. Appl. No. 10/889,635”.
  • “Notice of Allowance from USPTO dated Feb. 8, 2008 for U.S. Appl. No. 10/894,529”.
  • “Office Action from USPTO dated Feb. 12, 2008 for U.S. Appl. No. 11/057,912”.
  • Brown, Douglas W., “A State-Machine Synthesizer”, 18th Design Automation Conference, (1981),301-305.
  • Naik, D. “Inside Windows Storage:Server Storage Technologies for Windows 2000, Windows Server 2003 and Beyond”, Addison-Wesley, US, Chapter 5, XP-002381152, (Jul. 15, 2003),137-173.
  • “Deliver Server-Free Backup”, Pathlight & Computer Associates, White Paper of Apr. 2000, Ithaca, New York, XP-002381153,1-8.
  • “Final Office Action from USPTO dated Jun. 4, 2008 for U.S. Appl. No. 10/894,978”.
  • “Final Office Action from USPTO dated Jun. 5, 2008 for U.S. Appl. No. 10/889,267”.
  • “Final Office Action from USPTO dated Jun. 10, 2008 for U.S. Appl. No. 10/894,586”.
  • “Office Action from USPTO dated Jun. 25, 2008 for U.S. Appl. No. 10/895,175”.
  • “Notice of Allowance from USPTO dated Jun. 25, 2008 for U.S. Appl. No. 10/894,491”.
  • “Notice of Allowance from USPTO dated Jun. 27, 2008 for U.S. Appl. No. 10/956,717”.
  • “Office Action from USPTO dated Jun. 26, 2008 for U.S. Appl. No. 10/894,547”.
  • “Office Action from USPTO dated Jun. 27, 2008 for U.S. Appl. No. 10/894,726”.
  • Curtis, A. R., “Design Considerations for 10-Gbit Fibre Channel”, Curtis A. Ridgeway, Distinguished I/O Architect, Storage and Computing ASIC's Division, LSI Logic Corp.
  • Malavalli, Kumar, “High Speed Fibre Channel Switching Fabric Devices”, Proceedings of the SPIE, SPIE, Bellingham, VA, USA vol. 1577., XP000562869, ISSN: 0277-786X, (Sep. 4, 1991),216-226.
  • Melhem, et al., “Minimizing Wavelength Conversions in WDM Path Establishment”, Computer Science Department, University of Pittsburgh, Pittsburgh, PA 15260, (2001), 197-211.
  • Ridgeway, Curt, “0GFC-40GFC using 4-lane XAUI's”, LSI Logic Presentation—T11/03-069v0.
  • “Notice of Allowance from USPTO dated Apr. 4, 2008 for U.S. Appl. No. 11/608,634”.
  • “Office Action from USPTO dated Apr. 4, 2008 for U.S. Appl. No. 10/957,465”.
  • “Notice of Allowance from USPTO dated Apr. 10, 2008 for U.S. Appl. No. 10/241,153”.
  • “Office Action from USPTO dated Apr. 11, 2008 for U.S. Appl. No. 10/894,595”.
  • “Office Action from USPTO dated Apr. 14, 2008 for U.S. Appl. No. 10/894,627”.
  • “Office Action from USPTO dated Apr. 17, 2008 for U.S. Appl. No. 10/894,689”.
  • “Notice of Allowance from USPTO dated Apr. 18, 2008 for U.S. Appl. No. 10/894,597”.
  • “Final Office Action from USPTO dated Apr. 23, 2008 for U.S. Appl. No. 10/889,255”.
  • “Final Office Action from USPTO dated Apr. 25, 2008 for U.S. Appl. No. 10/894,579”.
  • “Final Office Action from USPTO dated Apr. 1, 2008 for U.S. Appl. No. 10/956,717”.
  • “Office Action from USPTO dated Apr. 3, 2008 for U.S. Appl. No. 10/894,587”.
  • “Office Action from USPTO dated Mar. 5, 2008 for U.S. Appl. No. 10/889,259”.
  • “Office Action from USPTO dated Mar. 20, 2008 for U.S. Appl. No. 10/894,732”.
  • “Office Action from USPTO dated Mar. 7, 2008 for U.S. Appl. No. 10/894,629”.
  • Banks, David C., et al., “Link Trunking and Measuring Link Latency in Fibre Channel Fabric”, U.S. Appl. No. 60/286,046. 1-52.
  • International Preliminary Report on Patentability dated Apr. 3, 2007, for International patent application No. PCT/US2005/034844.
  • International Preliminary Report on Patentability dated Apr. 3, 2007, for International patent application No. PCT/US2005/034758.
  • International Preliminary Report on Patentability dated Apr. 11, 2007, for International patent application No. PCT/US2005/034845.
  • International Preliminary Report on Patentability dated Apr. 3, 2007, for International patent application No. PCT/US2005/035064.
  • International Preliminary Report on Patentability dated Jul. 24, 2007, for International patent application No. PCT/US2005/42528.
  • “Office Action from USPTO dated Dec. 7, 2007 for U.S. Appl. No. 10/961,463”.
  • “Notice of Allowance from USPTO dated Dec. 21, 2007 for U.S. Appl. No. 10/961,463”.
  • “Notice of Allowance from USPTO dated Dec. 20, 2007 for U.S. Appl. No. 10/889,337”.
  • “Notice of Allowance from USPTO dated Jan. 8, 2008 for U.S. Appl. No. 10/889,551”.
  • “Office Action from USPTO dated Jan. 9, 2008 for U.S. Appl. No. 10/798,468”.
  • “Office Action from USPTO dated Jan. 9, 2008 for U.S. Appl. No. 11/608,634”.
  • “Notice of Allowance from USPTO dated Jan. 11, 2008 for U.S. Appl. No. 10/664,548”.
  • “Notice of Allowance from USPTO dated Jan. 10, 2008 for U.S. Appl. No. 10/263,858”.
  • Malavalli, et al., “Fibre Channel Framing and Signaling (FC-FS) REV 1.10”, NCITS working draft proposed American National Standard for Information Technology, (Jan. 25, 2001).
  • “Office Action from USPTO dated Jan. 19, 2006 for U.S. Appl. No. 10/212,425”.
  • “Office Action from USPTO dated Dec. 5, 2006 for U.S. Appl. No. 10/212,425”.
  • “Office Action from USPTO dated Oct. 4, 2007 for U.S. Appl. No. 10/894,627”.
  • “Office Action from USPTO dated Oct. 25, 2007 for U.S. Appl. No. 10/894,491”.
  • “Office Action from USPTO dated Oct. 23, 2007 for U.S. Appl. No. 10/894,597”.
  • “Office Action from USPTO dated Oct. 25, 2007 for U.S. Appl. No. 10/894,579”.
  • “Office Action from USPTO dated Oct. 11, 2007 for U.S. Appl. No. 10/894,629”.
  • “Office Action from USPTO dated Oct. 25, 2007 for U.S. Appl. No. 10/894,536”.
  • “Office Action from USPTO dated Nov. 13, 2007 for U.S. Appl. No. 10/894,586”.
  • “Office Action from USPTO dated Oct. 17, 2007 for U.S. Appl. No. 10/894,917”.
  • “Office Action from USPTO dated Jun. 28, 2007 for U.S. Appl. No. 10/894,529”.
  • “Office Action from USPTO dated Sep. 14, 2007 for U.S. Appl. No. 10/894,978”.
  • “Office Action from USPTO dated Apr. 6, 2007 for U.S. Appl. No. 10/956,718”.
  • “Office Action from USPTO dated Oct. 3, 2007 for U.S. Appl. No. 10/956,717”.
  • “Office Action from USPTO dated Jun. 1, 2007 for U.S. Appl. No. 10/961,463”.
  • “Office Action from USPTO dated Sep. 6, 2007 for U.S. Appl. No. 10/889,337”.
  • “Office Action from USPTO dated May 21, 2007 for U.S. Appl. No. 10/212,425”.
  • “Office Action from USPTO dated Oct. 18, 2006 for U.S. Appl. No. 10/241,153”.
  • “Office Action from USPTO dated Apr. 3, 2007 for U.S. Appl. No. 10/241,153”.
  • “Office Action from USPTO dated Nov. 16, 2007 for U.S. Appl. No. 10/241,153”.
  • “Office Action from USPTO dated Nov. 15, 2006 for U.S. Appl. No. 10/263,858”.
  • “Office Action from USPTO dated Jul. 11, 2007 for U.S. Appl. No. 10/263,858”.
  • “Office Action from USPTO dated Jan. 19, 2007 for U.S. Appl. No. 10/302,149”.
  • “Office Action from USPTO dated Aug. 20, 2007 for U.S. Appl. No. 10/302,149”.
  • “Office Action from USPTO dated Jul. 3, 2007 2007 for U.S. Appl. No. 10/664,548”.
  • “Office Action from USPTO dated Sep. 20, 2007 for U.S. Appl. No. 10/798,527”.
  • “Office Action from USPTO dated Sep. 20, 2007 for U.S. Appl. No. 10/889,267”.
  • “Office Action from USPTO dated Aug. 31, 2007 for U.S. Appl. No. 10/889,635”.
  • “Office Action from USPTO dated Mar. 21, 2006 for U.S. Appl. No. 10/889,588”.
  • “Office Action from USPTO dated Sep. 10, 2007 for U.S. Appl. No. 10/889,255”.
  • “Office Action from USPTO dated Sep. 4, 2007 for U.S. Appl. No. 10/889,551”.
  • “Office Action from USPTO dated Sep. 20, 2007 for U.S. Appl. No. 10/889,259”.
  • “Office Action from USPTO dated Sep. 19, 2007 for U.S. Appl. No. 10/894,492”.
  • “Final Office Action from USPTO dated Apr. 29, 2008 for U.S. Appl. No. 10/894,491”.
  • “Office Action from USPTO dated May 2, 2008 for U.S. Appl. No. 11/307,922”.
  • “Final Office Action from USPTO dated May 12, 2008 for U.S. Appl. No. 10/894,492”.
  • “Office Action from USPTO dated May 14, 2008 for U.S. Appl. No. 10/956,502”.
  • “Office Action from USPTO dated May 15, 2008 for U.S. Appl. No. 10/798,527”.
  • “Final Office Action from USPTO dated Nov. 13, 2008 for U.S. Appl. No. 10/894,587”.
  • “Office Action from USPTO dated Nov. 13, 2008 for U.S. Appl. No. 10/894,917”.
  • “Office Action from USPTO dated Nov. 26, 2008 for U.S. Appl. No. 10/956,502”.
  • “Office Action from USPTO dated Nov. 26, 2008 for U.S. Appl. No. 10/894,547”.
  • “Final Office Action from USPTO dated Dec. 24, 2008 for U.S. Appl. No. 10/894,726”.
  • “Office Action from USPTO dated Dec. 23, 2008 for U.S. Appl. No. 10/798,468”.
  • “Notice of Allowance from USPTO dated Dec. 30, 2008 for U.S. Appl. No. 11/037,922”.
  • “Notice of Allowance from USPTO dated Oct. 15, 2008 for U.S. Appl. No. 10/894,492”.
  • “Final Office Action from USPTO dated Oct. 17, 2008 for U.S. Appl. No. 10/894,595”.
  • “Final Office Action from USPTO dated Jul. 9, 2008 for U.S. Appl. No. 10/894,917”.
  • “Notice of Allowance from USPTO dated Jul. 9, 2008 for U.S. Appl. No. 10/894,629”.
  • “Notice of Allowance from USPTO dated Jul. 9, 2008 for U.S. Appl. No. 10/894,579”.
  • “Notice of Allowance from USPTO dated Jul. 17, 2008 for U.S. Appl. No. 10/894,536”.
  • “Office Action from State Intellectual Property Office (SIPO) of China for Chinese application 200580032889.0”.
  • “Final Office Action from USPTO Dated Aug. 4, 2008 for U.S. Appl. No. 10/894,732”.
  • “Notice of Allowance from USPTO dated Aug. 18, 2008 for U.S. Appl. No. 10/889,259”.
  • “Final Office Action from USPTO dated Aug. 20, 2008 for U.S. Appl. No. 10/798,468”.
  • “Office Action from USPTO dated Sep. 18, 2008 for U.S. Appl. No. 10/894,978”.
  • “Office Action from USPTO dated Sep. 23, 2008 for U.S. Appl. no. 12/031,585”.
  • “Notice of Allowance from the USPTO dated Sep. 29, 2008 for U.S. Appl. No. 10/889,267”.
  • “Final Office Action from USPTO dated Oct. 8, 2008 for U.S. Appl. No. 11/057,912”.
  • “Non-Final Office Action from USPTO dated Oct. 10, 2008 for U.S. Appl. No. 10/894,627”.
  • “Notice of Allowance from USPTO dated Oct. 8, 2008 for U.S. Appl. No. 10/889,255”.
  • “Notice of Allowance from USPTO dated Oct. 8, 2008 for U.S. Appl. No. 10/798,527”.
Patent History
Patent number: 7525983
Type: Grant
Filed: Jul 20, 2004
Date of Patent: Apr 28, 2009
Patent Publication Number: 20050018621
Assignee: QLOGIC, Corporation (Aliso Viejo, CA)
Inventors: Frank R. Dropps (Maple Grove, MN), Edward C. Ross (Edina, MN), William J Gustafson (Apple Valley, MN)
Primary Examiner: Bob A Phunkulh
Attorney: Klein, O'Neill & Singh, LLP
Application Number: 10/894,827