Sensing a phase-path current in a coupled-inductor power supply
An embodiment of a power supply includes an output node, inductively coupled phase paths, and a sensor circuit. The output node is configured to provide a regulated output signal, and the inductively coupled phase paths are each configured to provide a respective phase current to the output node. And the sensor circuit is configured to generate a sense signal that represents the phase current flowing through one of the phase paths. For example, because the phase paths are inductively coupled to one another, the sensor circuit takes into account the portions of the phase currents induced by the inductive couplings to generate a sense signal that more accurately represents the phase current through a single phase path as compared to conventional sensor circuits.
Latest Intersil Americas LLC Patents:
The present application is a Continuation of U.S. patent application Ser. No. 12/189,112, filed 8 Aug. 2008; which application claims priority to U.S. Provisional Application Ser. Nos. 60/964,792 filed on Aug. 14, 2007, and U.S. Provisional Application Ser. Nos. 61/072,287 filed on Mar. 27, 2008, all of the foregoing applications are incorporated herein by reference in their entireties.
SUMMARYAn embodiment of a power supply includes an output node, inductively coupled phase paths, and a sensor circuit. The output node is configured to provide a regulated output signal, and the inductively coupled phase paths are each configured to provide a respective phase current to the output node. And the sensor circuit is configured to generate a sense signal that represents the phase current flowing through one of the phase paths.
For example, because the phase paths are inductively coupled to one another, the sensor circuit takes into account the portions of the phase currents induced by the inductive couplings to generate a sense signal that more accurately represents the phase current through a single phase path as compared to conventional sensor circuits. The sense signal may be fed back to a power-supply controller, which regulates the output signal (e.g., an output voltage) at least partly in response to the fed-back sense signal.
The current sensors 141-14n respectively generate sense signals IFB1-IFBn, which respectively represent the phase currents i1-in. For example, each of the signals IFB1-IFBn may be a respective voltage that has substantially the same signal phase as the corresponding phase current i and that has an amplitude that is substantially proportional to the amplitude of the corresponding phase current.
In addition to the current sensors 141-14n, the converter 10 includes a coupled-inductor assembly 16 having windings 181-18n, which are wound about a common core (not shown in
The controller 20 may be any type of controller suitable for use in a multiphase CI power supply, is supplied by voltages VDDController and VSSController, and receives the regulated output voltage Vout, a reference voltage Vref, and the sense signals IFB1-IFBn, which are fed back to the controller from the current sensors 141-14n, respectively. The controller 20 may use Vref and the fed back Vout and IFB1-IFBn to conventionally regulate Vout to a desired value.
The high-side transistors 221-22n, which are each switched “on” and “off” by the controller 20, are power NMOS transistors that are respectively coupled between input voltages VIN1-VINn and the nodes INT1-INTn. Alternatively, the transistors 221-22n may be other than power NMOS transistors, and may be coupled to a common input voltage. Moreover, the transistors 221-22n may be integrated on the same die as the controller 20, may be integrated on a same die that is separate from the die on which the controller is integrated, or may be discrete components.
Similarly, the low-side transistors 241-24n, which are each switched on and off by the controller 20, are power NMOS transistors that are respectively coupled between low-side voltages VL1-VLn and the nodes INT1-INTn of the phase windings 181-18n. Alternatively, the transistors 241-24n may be other than power NMOS transistors, and may be coupled to a common low-side voltage such as ground. Moreover, the transistors 241-24n may be integrated on the same die as the controller 20, may be integrated on a same die that is separate from the die on which the controller is integrated, may be integrated on a same die as the high-side transistors 221-22n, may be integrated on respective dies with the corresponding high-side transistors 221-22n (e.g., transistors 221 and 241 on a first die, transistors 222 and 242 on a second die, and so on), or may be discrete components.
The filter capacitor 26 is coupled between the regulated output voltage Vout and a voltage VSSCap, and works in concert with the windings 181-18n and an optional filter inductor 28 (if present) to maintain the amplitude of the steady-state ripple-voltage component of Vout within a desired range which may be on the order of hundreds of microvolts (μV) to tens of millivolts (mV). Although only one filter capacitor 26 is shown, the converter 10 may include multiple filter capacitors coupled in electrical parallel. Furthermore, VSSCap may be equal to VSSController and to VL1-VLn; for example, all of these voltages may equal ground.
As further discussed below, the filter inductor 28 may be omitted if the leakage inductances Llk1-Llkn (discussed below) of the windings 181-18n are sufficient to perform the desired inductive filtering function. In some applications, the filter inductor 28 may be omitted to reduce the size and component count of the converter 10.
Each of the windings 181-18n of the coupled-inductor assembly 16 may be modeled as a self inductance L and a resistance DCR. For purposes of discussion, only the model components of the winding 181 are discussed, it being understood that the model components of the other windings 182-18n are similar, except for possibly their values.
The self inductance L1 of the winding 181 may be modeled as two zero-resistance inductances: a magnetic-coupling inductance LC1, and a leakage inductance Llk1. When a phase current i1 flows through the winding 181, the current generates a magnetic flux. The value of the coupling inductance LC1 is proportional to the amount of this flux that is coupled to other windings 182-18n, and the value of the leakage inductance Llk1 is proportional to the amount of the remaining flux, which is not coupled to the other windings 182-18n. In one embodiment, LC1=LC2= . . . =LCn, and Llk1=Llk2= . . . =Llkn, although inequality among the coupling inductances LC, the leakage inductances Llk, or both LC and Llk, is contemplated. Furthermore, in an embodiment, the respective magnetic-coupling coefficients between pairs of coupling inductances LC are equal (i.e., a current through LC1 magnetically induces respective equal currents in LC2, . . . LCn), although unequal coupling coefficients are contemplated.
The resistance DCR1 is the resistance of the winding 181 when a constant voltage V1 is applied across the winding and causes a constant current I1 to flow through the winding. That is, DCR1=V1/I1.
The power supply 10 may provide the regulated voltage Vout to a load 30, such as a microprocessor.
Still referring to
The sensor 141 includes a capacitor C1 across which the sense signal IFB1 (here a voltage signal) is generated, an optional scaling resistor RC1 coupled across C1, and resistors R11-Rn1, which are respectively coupled between the nodes INT1-INTn and C1.
The resistor R11 couples to C1 a signal (a current in this embodiment) that represents the portion of the phase current i1 that the switching transistors 221 and 241 (
And the resistors R21-Rn1 each couple to C1 a respective signal (a current in this embodiment) that represents the respective portion of I1 that a respective phase current i2-in magnetically induces in the winding 181. That is, the resistor R21 couples to C1 a current that is proportional to the portion of i1 that the phase current i2 magnetically induces in the winding 181. Similarly, the resistor R31 couples to C1 a current that is proportional to the portion of i1 that the phase current i3 magnetically induces in the winding 181, and so on.
C1 generates from the sum of the signals from R11-Rn1 the sense voltage IFB1, which has the same phase as i1 and which has an amplitude that is proportional to the amplitude of i1.
Therefore, a power-supply controller, such as the controller 20 of
In a similar manner, the capacitors C2-Cn respectively generate the sense voltages IFB2-IFBn, from which a power-supply controller, such as the controller 20 of
Referring to
Still referring to
where V1 and V2 are the voltages at nodes INT1 and INT2, respectively.
From equations (1)-(3), one may derive the following equation for i1:
Furthermore, where R11=R1 and R21=R2 are the resistors coupled to the capacitor C1, one may derive the following equation for the voltage IFB1 across C1:
Because the voltage VDCR1 across DCR1 equals i1 DCR1, VDCR1 has the same phase as i1, and has an amplitude that is proportional (by a factor DCR1) to the amplitude of i1; as discussed above in conjunction with
Unfortunately, DCR1 is a modeled component, and one does not have physical access to the voltage VDCR1 across it.
But, one can set IFB1=VDCR1=i1·DCR1 according to the following equation, which is derived from equations (4) and (5):
From equation (6), one can derive the following two equations:
Referring to
From equations (9) and (10), one may derive the following design equations for the sensor circuit 141 of
Therefore, by selecting the components R11=R1, R21=R2, and C1(LC1=LC, Llk1=Llk, and DCR1=DCR are assumed to be known quantities for purposes of this disclosure) of the sensor circuit 141 such that they satisfy the design equations (11)-(13), the results are that IFB1≈i1·DCR1, and therefore, that IFB1 has approximately the same phase as i1, and has an amplitude that is approximately proportional to (i.e., that has approximately the same amplitude profile as) the amplitude of i1. Furthermore, because at least in some applications the design equation (12) may be redundant, one may design the sensor circuit 141 by selection component values that satisfy only the equations (11) and (13).
Referring again to
Referring again to
And K1 is given by the following equation:
The modified design equations for the components of the sensor circuits 142-14n and the equations for the scale factors K2-Kn may be respectively similar to equations (14)-(16). Furthermore, equations (14)-(16) may be modified where LC, Llk, and DCR are not the same for each winding 181-18n.
The sensor 141 includes a capacitor C1 across which the sense signal IFB1 (here a voltage signal) is generated, an optional scaling resistor RC1 across the capacitor C1, a resistor R1 coupled to the capacitor C1, and a resistor R11, which is coupled between the phase intermediate node INT1 and the resistor R1. The resistors R11 and R1 couple to C1 a signal (a current in this embodiment) that represents the portion of the phase current i1 that the switching transistors 221 and 241 (
Similarly, the sensor circuit 142 includes a capacitor C2 across which the sense signal IFB2 (here a voltage signal) is generated, an optional scaling resistor RC2 across the capacitor C2, a resistor R2 coupled to the capacitor C2, and a resistor R22, which is coupled between the phase intermediate node INT2 and the resistor R2. The resistors R22 and R2 couple to C2 a signal (a current in this embodiment) that represents the portion of the phase current i2 that the switching transistors 222 and 242 (
The sensor circuits 141 and 142 also “share” a resistor R12, which is coupled between the resistors R1 and R2 and also between the resistors R11 and R22. The resistors R22, R12, and R1 couple to C1 a signal (a current in this embodiment) that represents the portion of the phase current i1 that the phase current i2 magnetically induces in the winding 181. That is, the resistors R22, R12, and R1 couple to C1 a current that is proportional to the portion of i1 that i2 magnetically induces in the winding 181. Similarly, the resistors R11, R12, and R2 couple to C2 a signal (a current in this embodiment) that represents the portion of the phase current i2 that the phase current i1 magnetically induces in the winding 182.
One may extrapolate the sensor circuit 141 for use in the power supply 10 (
One may extrapolate the sensor circuit 142 for use in the power supply 10 (
Still referring to
Referring again to
The system 40 includes computer circuitry 44 for performing computer functions, such as executing software to perform desired calculations and tasks. The circuitry 44 typically includes a controller, processor, or one or more other integrated circuits (ICs) 46, and the power supply 42, which provides power to the IC(s) 46—these IC(s) compose(s) the load of the power supply. The power supply 42, or a portion thereof, may be disposed on the same IC die as one or more of the ICs 46, or may be disposed on a different IC die.
One or more input devices 48, such as a keyboard or a mouse, are coupled to the computer circuitry 44 and allow an operator (not shown) to manually input data thereto.
One or more output devices 100 are coupled to the computer circuitry 44 to provide to the operator data generated by the computer circuitry. Examples of such output devices 50 include a printer and a video display unit.
One or more data-storage devices 52 are coupled to the computer circuitry 44 to store data on or retrieve data from external storage media (not shown). Examples of the storage devices 52 and the corresponding storage media include drives that accept hard and floppy disks, tape cassettes, compact disk read-only memories (CD-ROMs), and digital-versatile disks (DVDs).
From the foregoing it will be appreciated that, although specific embodiments have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of this disclosure. Furthermore, where an alternative is disclosed for a particular embodiment, this alternative may also apply to other embodiments even if not specifically stated.
Claims
1. A power supply, comprising:
- a supply output node configured to carry a regulated output signal;
- phase paths each having a respective phase-path output node coupled to the supply output node, each having a respective phase-path non-output node, and each configured to carry a respective phase current, at least two of the phase paths inductively coupled to one another; and
- at least one sensor circuit each having a sensor node coupled to the phase-path non-output nodes of the at least two phase paths and configured to generate a sense signal that represents the phase current flowing through a respective one of the at least two phase paths.
2. The power supply of claim 1 wherein all of the phase paths are magnetically coupled to one another.
3. A system, comprising:
- a power supply, including a supply output node configured to carry a regulated output signal, phase paths each having a respective phase-path non-output node, each having a respective phase-path output node coupled to the supply output node, and each configured to carry a respective phase current, at least two of the phase paths inductively coupled to one another, at least one sensor circuit each having a sensor node coupled to the phase-path non-output nodes of the at least two phase paths and each configured to generate a respective sense signal that represents the phase current flowing through a respective one of the at least two phase paths, phase-path drivers each coupled to a phase-path non-output node of a respective one of the phase paths, and a power-supply controller coupled to the at least one sensor circuit and the phase-path drivers and configured to regulate the output signal by controlling the at least one phase-path driver coupled to the respective one of the at least two phase paths in response to the respective sense signal; and a load coupled to the supply output node of the power supply.
4. The power supply of claim 3 wherein the regulated output signal includes a regulated output voltage.
5. A power supply, comprising:
- a supply output node configured to carry a regulated output signal;
- phase paths each having a respective phase-path output node coupled to the supply output node, each having a respective phase-path non-output node, and each configured to carry a respective phase current, at least two of the phase paths magnetically coupled to one another; and
- at least one sensor circuit each coupled to the at least two phase paths and each configured to generate a respective sense signal that represents the phase current flowing through a respective one of the at least two phase paths.
6. A method, comprising:
- driving first and second inductively coupled power-supply phase paths with respective first and second driving signals to generate an output signal;
- generating, in response to the first and second driving signals, a first sense signal that represents a first phase-path current flowing through the first inductively coupled power-supply phase path; and
- regulating the output signal in response to the first sense signal.
7. The method of claim 6, further comprising:
- generating, in response to the first and second driving signals, a second sense signal that represents a second phase-path current flowing through the second inductively coupled power-supply phase path; and
- regulating the output signal in response to the second sense signal.
8. A power supply, comprising:
- a supply output node configured to carry a regulated output signal;
- at least two phase paths each having a respective phase-path output node coupled to the supply output node, each having a respective phase-path non-output node, and each configured to carry a respective phase current; and
- at least one sensor circuit each coupled to the phase-path non-output nodes of the at least two phase paths and each configured to generate a respective sense signal that represents the phase current flowing through a respective one of the at least two phase paths.
9. A method, comprising:
- generating a first phase-path non-output signal with a first power-supply phase path;
- generating a second phase-path non-output signal with a second power-supply phase path;
- generating an output signal with the first and second power-supply phase paths;
- generating a first sense signal in response to the first and second phase-path non-output signals, the first sense signal representing a first phase-path current flowing through the first power-supply phase path; and
- regulating the output signal in response to the first sense signal.
10. The method of claim 9, further comprising:
- generating a second sense signal in response to the first and second phase-path non-output signals, the second sense signal representing a second phase-path current flowing through the second power-supply phase path; and
- regulating the output signal in response to the second sense signal.
11. A power supply, comprising:
- an output node configured to provide a regulated output signal;
- inductively coupled phase paths each configured to provide a respective phase current to the output node, the respective phase current having a respective magnitude and a respective phase; and
- a first sensor circuit configured to generate a first sense signal that represents the respective magnitude and the respective phase of the respective phase current flowing through a first one of the phase paths.
12. The power supply of claim 11 wherein the first one of the phase paths includes an inductance.
13. The power supply of claim 12 wherein the first sensor circuit includes a capacitance coupled across the inductance of the first one of the phase paths.
14. The power supply of claim 13 wherein the first sensor circuit is configured to generate the first sense signal across the capacitance.
15. The power supply of claim 11 wherein the first sensor circuit includes:
- an impedance coupled to the first one of the phase paths; and
- one or more other impedances each coupled to the impedance and to a respective other one of the phase paths.
16. The power supply of claim 15 wherein the impedance and the one or more other impedances each include a respective resistance.
17. The power supply of claim 13 wherein the first sensor circuit includes:
- an impedance coupled to the first one of the phase paths and to the capacitance; and
- one or more other impedances each coupled to the capacitance and to a respective other one of the phase paths.
18. The power supply of claim 11, further comprising a second sensor circuit configured to generate a second sense signal that represents the respective magnitude and the respective phase of the respective phase current flowing through a second one of the phase paths.
19. The power supply of claim 11 wherein the first sensor circuit is coupled to the phase paths.
20. A method, comprising:
- generating phase currents with respective magnetically coupled phase paths; and
- generating a first sense signal that represents a magnitude and a phase of a first one of the phase currents.
21. The method of claim 20 wherein generating the first sense signal includes generating the first sense signal in response to signals respectively generated by the phase paths.
22. The method of claim 20 wherein generating the first sense signal includes generating the first sense signal in response to voltages each at a node of a respective one of the phase paths.
23. The method of claim 20, further comprising generating a second sense signal that represents a magnitude and a phase of a second one of the phase currents.
4000509 | December 28, 1976 | Jarvela |
4088942 | May 9, 1978 | Miko |
4631471 | December 23, 1986 | Fouad et al. |
4710798 | December 1, 1987 | Marcantonio |
4713742 | December 15, 1987 | Parsley |
5204809 | April 20, 1993 | Andresen |
5414401 | May 9, 1995 | Roshen et al. |
5631822 | May 20, 1997 | Silberkleit et al. |
5764500 | June 9, 1998 | Matos |
5790005 | August 4, 1998 | Santi et al. |
5889373 | March 30, 1999 | Fisher et al. |
5929692 | July 27, 1999 | Carsten |
5982160 | November 9, 1999 | Walters et al. |
6018468 | January 25, 2000 | Archer et al. |
6084790 | July 4, 2000 | Wong |
6144194 | November 7, 2000 | Varga |
6239510 | May 29, 2001 | Azimi et al. |
6271650 | August 7, 2001 | Massie et al. |
6272023 | August 7, 2001 | Wittenbreder |
6278263 | August 21, 2001 | Walters et al. |
6285571 | September 4, 2001 | Brooks |
6362986 | March 26, 2002 | Schultz et al. |
6417753 | July 9, 2002 | Wolf et al. |
6549436 | April 15, 2003 | Sun |
6605931 | August 12, 2003 | Brooks |
6686727 | February 3, 2004 | Ledenev et al. |
6696823 | February 24, 2004 | Ledenev et al. |
6765468 | July 20, 2004 | Chen et al. |
6822875 | November 23, 2004 | Chan et al. |
6856230 | February 15, 2005 | Lu |
6873237 | March 29, 2005 | Chandrasekaran et al. |
6885274 | April 26, 2005 | Hsu et al. |
6980077 | December 27, 2005 | Chandrasekaran et al. |
6995548 | February 7, 2006 | Walters et al. |
7002325 | February 21, 2006 | Harris et al. |
7005835 | February 28, 2006 | Brooks et al. |
7026798 | April 11, 2006 | Cheung |
7046523 | May 16, 2006 | Sun et al. |
7091708 | August 15, 2006 | Moussaoui |
7109691 | September 19, 2006 | Brooks et al. |
7136293 | November 14, 2006 | Petkov et al. |
7233132 | June 19, 2007 | Dong et al. |
7242172 | July 10, 2007 | Carlson et al. |
7301314 | November 27, 2007 | Schuellein et al. |
7327128 | February 5, 2008 | Dinh |
7352269 | April 1, 2008 | Li et al. |
7358710 | April 15, 2008 | Luo et al. |
7365518 | April 29, 2008 | Wiseman |
7394233 | July 1, 2008 | Trayling et al. |
7449867 | November 11, 2008 | Wu et al. |
7456618 | November 25, 2008 | Jain et al. |
7468899 | December 23, 2008 | Hopper et al. |
7508182 | March 24, 2009 | Chang |
7514909 | April 7, 2009 | Burstein et al. |
7567163 | July 28, 2009 | Dadafshar et al. |
7782031 | August 24, 2010 | Qiu et al. |
7808355 | October 5, 2010 | Nagano et al. |
7821375 | October 26, 2010 | Dong et al. |
8179116 | May 15, 2012 | Wei et al. |
8320136 | November 27, 2012 | |
8570009 | October 29, 2013 | Wei et al. |
8704500 | April 22, 2014 | Xiao et al. |
20030197585 | October 23, 2003 | Chandrasekaran et al. |
20030198067 | October 23, 2003 | Sun et al. |
20040051616 | March 18, 2004 | Kiko et al. |
20040113741 | June 17, 2004 | Li et al. |
20040140877 | July 22, 2004 | Nakao et al. |
20040160298 | August 19, 2004 | Hsu et al. |
20040178473 | September 16, 2004 | Dentry et al. |
20040239470 | December 2, 2004 | Lu |
20050001599 | January 6, 2005 | Seo |
20050024179 | February 3, 2005 | Chandrasekaran et al. |
20050024838 | February 3, 2005 | Maxwell |
20050151614 | July 14, 2005 | Dadafshar |
20050174208 | August 11, 2005 | Sato et al. |
20050286270 | December 29, 2005 | Petkov et al. |
20060038549 | February 23, 2006 | Mehrotra et al. |
20060038650 | February 23, 2006 | Mehrotra et al. |
20060145800 | July 6, 2006 | Dadafshar et al. |
20060187684 | August 24, 2006 | Chandrasekaran et al. |
20060197510 | September 7, 2006 | Chandrasekaran |
20060250205 | November 9, 2006 | De et al. |
20070258213 | November 8, 2007 | Chen et al. |
20070273349 | November 29, 2007 | Wei et al. |
20070285200 | December 13, 2007 | Hsieh |
20080067990 | March 20, 2008 | Wei |
20080303495 | December 11, 2008 | Wei et al. |
20080309299 | December 18, 2008 | Wei et al. |
20080315982 | December 25, 2008 | Wei et al. |
20090058379 | March 5, 2009 | Sreenivas |
20090059546 | March 5, 2009 | |
20090108821 | April 30, 2009 | Standing |
20130081266 | April 4, 2013 | |
20130293207 | November 7, 2013 | Wei et al. |
56023725 | March 1981 | JP |
2006/026674 | March 2006 | WO |
- Czogalla (2003) “Automotive Application of Multi-Phase Coupled-Inductor DC-DC Converter” IAS Conference, Oct. 12-16, 3:1524-1529.
- Dixon (1993) “Coupled Inductor Design”, Unitrode Seminar, May 1993, Topic 8.
- Finn (2004) “Applications and Equivalent Models for Coupled Inductor Parallel Interleaved Converters”, AUPEC 2004, Brisbane, Australia, Sep. 26-29.
- Li (2002) “Coupled-Inductor Design Optimization for Fast-Response Low-Voltage DC-DC Converters”, IEEE APEC, Mar. 10-14, Dallas, Texas, 2:817-823.
- Maksimovic (1998) “Modeling of Cross-Regulation in Converters Containing Coupled Inductors”, IEEE APEC, Feb. 15-19, Anaheim, California, 1:350-356.
- Park (1997) “Modeling and Analysis of Multi-Interphase Transformers for Connecting Power Converters in Parallel”, IEEE PSEC, Jun. 22-27, St. Louis, Missouri, 2:1164-1170.
- Wong (2000) “Investigating Coupling Inductors in the Interleaving QSW VRM”, IEEE APEC, Feb. 6-10, New Orleans, Louisiana, 2:973-978.
- Wu (2006) “Multi-Phase Buck Converter Design with Two-Phase Coupled Inductors”, IEEE APEC, Mar. 19-23.
- Xu (1996) “Analysis by Finite Element Method of a Coupled Inductor Circuit Used as Current Injection Interface”, IEEE Workshop on Computers in Power Electronics, Aug. 11-14, Portland, Oregon.
- Jieli Li, et al., “Using Coupled Inductors to Enhance Transient Performance of Multi-Phase Buck Converters”, 2004 IEEE, pp. 1289-1293.
- Anderson F. Hoke, et al., “An Improved Two-Dimensional Numerical Modeling Method for E-Core Transformers”, Thayer School of Engineering, Found in IEEE Applied Power Electronics Conference, Mar. 2002, pp. 7.
- Xiao et al. (2009) “Parasitic Resistance Current Sensing Topology for Coupled Inductors” pp. 14.
Type: Grant
Filed: Mar 10, 2014
Date of Patent: Mar 21, 2017
Patent Publication Number: 20140191738
Assignee: Intersil Americas LLC (Milpitas, CA)
Inventors: Shangyang Xiao (Milpitas, CA), Weihong Qiu (San Jose, CA), Jun Liu (San Jose, CA)
Primary Examiner: Emily P Pham
Application Number: 14/203,017
International Classification: H02M 3/158 (20060101); H02M 1/00 (20060101);