Protective cover for an electronic connector
Latest Intel Patents:
- Power boost in communication system
- Apparatus and method to mitigate phase frequency modulation due to inductive coupling
- User-plane apparatus for edge computing
- Three-dimensional integrated circuits (3DICs) including bottom gate MOS transistors with monocrystalline channel material
- Algebraic and deterministic memory authentication and correction with coupled cacheline metadata
The broken lines shown represent unclaimed subject matter and form no part of the claimed design.
Claims
The ornamental design for a protective cover for an electronic connector, as shown and described.
D194501 | February 1963 | Maurer |
D332602 | January 19, 1993 | Kikuta |
5478250 | December 26, 1995 | Hoffman |
5791930 | August 11, 1998 | Tabata et al. |
D430542 | September 5, 2000 | Hoferitza |
6497516 | December 24, 2002 | Toyooka et al. |
D518444 | April 4, 2006 | Chen |
D519465 | April 25, 2006 | Sirichai |
D533140 | December 5, 2006 | Motard |
7686629 | March 30, 2010 | Yu et al. |
7740494 | June 22, 2010 | Lin et al. |
8102662 | January 24, 2012 | Hiew et al. |
8292641 | October 23, 2012 | Kim et al. |
8342857 | January 1, 2013 | Palli et al. |
8425243 | April 23, 2013 | Alvarez Rivera |
D701495 | March 25, 2014 | Siegel |
20040229484 | November 18, 2004 | Uchida |
20090061696 | March 5, 2009 | Lin et al. |
20150277491 | October 1, 2015 | Browning et al. |
- Sprenger et al., U.S. Appl. No. 14/498,990, filed Sep. 26, 2014, US Application, Drawings, and Filing Receipt dated Oct. 6, 2014 attached (27 pages), not yet published.
Type: Grant
Filed: Sep 26, 2014
Date of Patent: Feb 13, 2018
Assignee: Intel Corporation (Santa Clara, CA)
Inventors: Mark Sprenger (Folsom, CA), Russell Aoki (Tacoma, WA), David Pidwerbecki (Hillsboro, OR)
Primary Examiner: Derrick Holland
Application Number: 29/503,589