With Solder Patents (Class 174/263)
-
Patent number: 8669777Abstract: The present disclosure relates to assessing coverage of a connection joint, such as a solder joint, between a device and a printed circuit board (PCB). In accordance with various embodiments, a PCB includes a conductive thermal pad adapted to be electrically and mechanically connected to an exposed pad of a component by an intervening connection joint to establish a thermal path to dissipate thermal energy from the component. An isolated test via that extends through the conductive thermal pad in non-contacting relation thereto, the test via adapted to mechanically and electrically contact said intervening connection joint. A coverage characteristic of the intervening connection joint can be determined in relation to application of an electrical signal to the test via.Type: GrantFiled: October 27, 2010Date of Patent: March 11, 2014Assignee: Seagate Technology LLCInventors: BengKit Kuah, Lucas KongYaw Lee, William L. Rugg, SaiPo Yuen, William B S Koh, Jui Whatt Tan
-
Patent number: 8658911Abstract: Example multi-layer printed circuit boards (‘PCBs’) are described as well as methods of making and using such PCBs that include layers of laminate; at least one via hole traversing the layers of laminate, and a via conductor contained within the via hole, the via conductor comprising a used portion and an unused portion, the via conductor comprising copper coated with a metal having a conductivity lower than the conductivity of copper.Type: GrantFiled: April 17, 2012Date of Patent: February 25, 2014Assignee: International Business Machines CorporationInventors: Moises Cases, Tae Hong Kim, Rohan U. Mandrekar, Nusrat I. Sherali
-
Patent number: 8653380Abstract: A solar cell lead includes a strip plate conductive material that a surface thereof is coated with solder plating. The coated solder plating includes a concavo-convex portion on a surface thereof and a 0.2% proof stress of not more than 90 MPa by a tensile test. The coated solder plating includes a hot-dip solder plating layer formed by supplying a molten solder on the surface of the strip plate conductive material. A plating temperature is set to be not higher than a liquidus-line temperature of the used solder plus 120° C., and an oxide film on a surface of the hot-dip solder plating layer is set to be not more than 7 nm in thickness.Type: GrantFiled: February 26, 2010Date of Patent: February 18, 2014Assignees: Hitachi Cable, Ltd., Hitachi Cable Fine-Tech, Ltd.Inventors: Hajime Nishi, Ken Takahashi, Hiromitsu Kuroda, Hiroshi Okikawa, Kuniaki Kimoto, Hiroyuki Akutsu, Yukio Ito, Iku Higashidani
-
Patent number: 8637778Abstract: The present subject matter relates to the field of fabricating microelectronic devices. In at least one embodiment, the present subject matter relates to forming an interconnect that has a portion thereof which becomes debonded from the microelectronic device during cooling after attachment to an external device. The debonded portion allows the interconnect to flex and absorb stress.Type: GrantFiled: April 8, 2010Date of Patent: January 28, 2014Assignee: Intel CorporationInventors: Qing Ma, Jun He, Patrick Morrow, Paul B. Fischer, Sridhar Balakrishnan, Satish Radhakrishnan, Tatyana Tanya Andryushchenko, Guanghai Xu
-
Patent number: 8633400Abstract: A multilayer printed wiring board including a first interlayer resin insulation layer, a first conductive circuit formed on the first interlayer resin insulation layer, a second interlayer resin insulation layer formed on the first interlayer resin insulation layer and the first conductive circuit and having an opening portion exposing a portion of the first conductive circuit, a second conductive circuit formed on the second interlayer resin insulation layer, a via conductor formed in the opening portion of the second interlayer resin insulation layer and connecting the first conductive circuit and the second conductive circuit, and a coating layer having a metal layer and a coating film and formed between the first conductive circuit and the second interlayer resin insulation layer. The metal layer is formed on the surface of the first conductive circuit and the coating film is formed on the metal layer.Type: GrantFiled: September 28, 2009Date of Patent: January 21, 2014Assignee: Ibiden Co., Ltd.Inventors: Sho Akai, Tatsuya Imai, Iku Tokihisa
-
Patent number: 8625299Abstract: A circuit board includes an outer conductive layer, a number of inner conductive layers, at least one group of vias defined through the outer conductive layer and the inner conductive layers and electrically connected each conductive layers, at least one power supply element, and at least one electronic element. The at least one group of vias surrounds the at least one power supply element. When the least one power supply element outputs current to the at least one electronic element, a first portion of the output current flows to the inner conductive layers through the group of vias surrounding the at least one power supply element to be input to the at least one electronic element, and a second portion of the output current flows into the at least one electronic element through the outer conductive layer.Type: GrantFiled: August 30, 2011Date of Patent: January 7, 2014Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Tsung-Sheng Huang
-
Patent number: 8604350Abstract: A multilayer wiring board includes an insulating resin layer, wirings laid on their respective opposite surfaces of the insulating resin layer, and a via-hole conductor for electrically connecting the wirings. The via-hole conductor includes metal and resin portions. The metal portion includes first metal regions including a joined unit made of copper particles for connecting the wirings, second metal regions mainly composed of, for example, tin, a tin-copper alloy, or a tin-copper intermetallic compound, and third metal regions mainly composed of bismuth and in contact with the second metal regions. The copper particles forming the joined unit are in plane contact with one another to form plane contact portions, and the second metal regions at least partially are in contact with the first metal regions.Type: GrantFiled: February 22, 2011Date of Patent: December 10, 2013Assignee: Panasonic CorporationInventors: Tsuyoshi Himori, Shogo Hirai, Hiroyuki Ishitomi, Satoru Tomekawa, Yutaka Nakayama
-
Patent number: 8604354Abstract: A printed wiring board including: an insulated substrate; a conductive circuit provided on one side of this insulated substrate; a cover layer covering the insulated substrate and the conductive circuit; and a conductive particle buried in this cover layer, wherein the conductive particle is buried in the cover layer so that the conductive particle contacts the conductive circuit and protrudes from the cover layer; and the conductive particle serves as an electric contact point.Type: GrantFiled: December 22, 2009Date of Patent: December 10, 2013Assignee: Fujikura Ltd.Inventors: Shoji Ito, Tomofumi Kitada, Tadanori Ominato
-
Patent number: 8586876Abstract: A laminated circuit board includes a first wiring board that has a first land formed on a surface thereof; a second wiring board that has a second land formed on a surface thereof; a bonding layer that is made of a bonding resin, being laid between the first wiring board and the second wiring board, wherein the bonding layer electrically connects the first land and the second land via a conducting material; and a plate that has a through-hole into which the conducting material is supplied, wherein the plate has a resin accommodating space that accommodates therein an excess bonding resin that appears during layer stacking.Type: GrantFiled: April 13, 2011Date of Patent: November 19, 2013Assignee: Fujitsu LimitedInventor: Hideaki Yoshimura
-
Patent number: 8581113Abstract: A low-cost high-frequency electronic device package and associated fabrication method are described wherein waveguide structures are formed from the high frequency device to the package lead transition. The package lead transition is optimized to take advantage of waveguide interconnect structure.Type: GrantFiled: December 19, 2007Date of Patent: November 12, 2013Assignee: Bridgewave Communications, Inc.Inventors: Eric A. Sanjuan, Sean S. Cahill
-
Patent number: 8563872Abstract: A wiring board includes a plurality of wirings laid via an insulating resin layer, and a via-hole conductor provided for electrically connecting the wirings. The via-hole conductor includes metal and resin portions. The metal portion includes a region made of copper particles, a first metal region mainly composed of tin, a tin-copper alloy, or a tin-copper intermetallic compound, and a second metal region mainly composed of bismuth, and has Cu/Sn of from 1.59 to 21.43. The copper particles are in contact with one another, thereby electrically connecting the wirings, and at least part of the first metal region covers around and extends over the portions where the copper particles are in plane contact with one another.Type: GrantFiled: February 22, 2011Date of Patent: October 22, 2013Assignees: Panasonic Corporation, Kyoto Elex Co., Ltd.Inventors: Shogo Hirai, Hiroyuki Ishitomi, Tsuyoshi Himori, Satoru Tomekawa, Yutaka Nakayama
-
Patent number: 8559678Abstract: In one embodiment, a method includes capturing an image of a piece of a printed circuit board (PCB) that includes at least one inner layer having a metal foil portion. The piece of the PCB includes a cross-section of the inner layer having the metal foil portion. The method also includes determining a surface roughness of the metal foil portion, wherein determining the surface roughness of the metal foil portion includes processing the image.Type: GrantFiled: October 31, 2011Date of Patent: October 15, 2013Assignee: Cisco Technology, Inc.Inventors: Scott T. Hinaga, Soumya De, Davie Senk
-
Patent number: 8559185Abstract: An integrated circuit package system includes: providing a package substrate; mounting an interposer chip containing active circuitry over the package substrate; attaching a conductive bump stack having a base bump end and a stud bump end, the base bump end on the interposer chip; connecting a stack connector to the interposer chip and the package substrate; and applying a package encapsulant over the interposer chip, the stack connector, and the conductive bump stack with the stud bump end of the conductive bump stack substantially exposed.Type: GrantFiled: May 22, 2012Date of Patent: October 15, 2013Assignee: Stats Chippac Ltd.Inventors: Sang-Ho Lee, Soo-San Park, DaeSik Choi
-
Patent number: 8552311Abstract: An electrical feedthrough includes a ceramic body and a ribbon via extending through the ceramic body, an interface between the ribbon via and the ceramic body being sealed using partial transient liquid phase bonding. The ribbon via extends out of the ceramic body and makes an electrical connection with an external device.Type: GrantFiled: July 15, 2010Date of Patent: October 8, 2013Assignee: Advanced BionicsInventors: Kurt J. Koester, Timothy Beerling
-
Patent number: 8530754Abstract: A printed circuit board having adaptable wiring lines includes an insulation layer. Electrode terminals and ball lands are formed on an upper surface of the insulation layer and are separated from each other. Wiring patterns are formed on the insulation layer, interposed between the electrode terminals and the ball lands, and partially removed in a region between the electrode terminals and the ball lands. Conductive members are selectively formed in the regions where the wiring patterns are partially removed to selectively connect the electrode terminals and the ball lands.Type: GrantFiled: December 8, 2008Date of Patent: September 10, 2013Assignee: Hynix Semiconductor Inc.Inventor: Shin Young Park
-
Publication number: 20130206468Abstract: A surface mount electrical interconnect is disclosed that provides an interface between a PCB and solder balls of a BGA device. The electrical interconnect includes a socket substrate and a plurality of electrically conductive contact members. The socket substrate has a first layer with a plurality of openings configured to receive solder balls of the BGA device and has a second layer with a plurality of slots defined therethrough that correspond to the plurality of openings. The contact members may be disposed in the openings in the first layer and through the plurality of slots of the second layer of the socket substrate. The contact members can be configured to engage a top portion, a center diameter, and a lower portion of the solder ball of the BGA device. Each contact member electrically couples a solder ball on the BGA device to the PCB.Type: ApplicationFiled: December 5, 2011Publication date: August 15, 2013Applicant: HSIO TECHNOLOGIES, LLCInventor: James Rathburn
-
Patent number: 8507804Abstract: An electrical connector is provided for mating with an electrical component. The connector includes a substrate having a mating side, and a solder column extending from the mating side of the substrate. The solder column includes a base that is engaged with the substrate. The solder column extends a length away from the mating side of the substrate to a tip. The tip includes a contact surface that is configured to engage and electrically connect to an electrical contact of the electrical component. The solder column is linearly tapered along at least a portion of the length from the base to the tip.Type: GrantFiled: February 22, 2010Date of Patent: August 13, 2013Assignee: Tyco Electronics CorporationInventors: Alan MacDougall, Robert Daniel Hilty, George Jyh-Shann Chou
-
Patent number: 8502085Abstract: A multi-layer substrate includes a plurality of substrate main bodies, a plurality of layers which are alternately layered with the main bodies, a signal via hole which is connected with a signal line and includes a signal column which passes through at least one substrate main body; and a sub via hole which includes a sub column which surrounds the signal column, and a pair of sub pads which extend from end parts of the sub column to be formed to the layers, the layers which are formed with the sub pads being disposed in the same layer as the layers which are formed with the signal line of the signal via hole, or being disposed outside the layers which are formed with the signal line which is connected with the signal via hole.Type: GrantFiled: September 14, 2007Date of Patent: August 6, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Young-seok Kim
-
Patent number: 8497429Abstract: A method of fixing reflowable elements on electrical contacts. The method includes providing a strip having a number of electrical contacts, each contact including a contact body and a tail portion extending away from the contact body. The tail portions of the contacts are then disposed adjacent an elongate reflowable member. The elongate reflowable member is pushed onto the tail portions of the plurality of contacts. Subsequently, the elongate reflowable member is cut into a plurality of separate reflowable elements, each reflowable element corresponding to one of the tail portions. The electrical contacts with the reflowable element attached thereto are separated from the strip.Type: GrantFiled: March 18, 2010Date of Patent: July 30, 2013Assignee: Interplex Industries, Inc.Inventor: Jack Seidler
-
Patent number: 8497434Abstract: A printed circuit board and a manufacturing method of the same are disclosed. The method includes: preparing a carrier including a primer resin layer formed thereon; forming a circuit pattern on the primer resin layer; stacking the carrier onto an insulating layer such that the circuit pattern is buried in the insulating layer; removing the carrier; forming a via hole in the insulating layer on which the primer resin layer is stacked; and forming a conductive via in the via hole. The conductive via is formed by forming a plating layer in the via hole and on the primer resin layer and removing a portion of the plating layer formed over the primer resin layer.Type: GrantFiled: December 31, 2009Date of Patent: July 30, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventor: Jae-Seok Lee
-
Patent number: 8493746Abstract: In one embodiment of the present invention, inert nano-sized particles having dimensions from 1 nm to 1,000 nm are added into a solder ball. The inert nano-sized particles may comprise metal oxides, metal nitrides, metal carbides, metal borides, etc. The inert nano-sized particles may be a single compound, or may be a metallic material having a coating of a different material. In another embodiment of the present invention, a small quantity of at least one elemental metal that forms stable high melting intermetallic compound with tin is added to a solder ball. The added at least one elemental metal forms precipitates of intermetallic compounds with tin, which are dispersed as fine particles in the solder.Type: GrantFiled: February 12, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Alexandre Blander, Peter J. Brofman, Donald W. Henderson, Gareth G. Hougham, Hsichang Liu, Eric D. Perfecto, Srinivasa S. N. Reddy, Krystyna W. Semkow, Kamalesh K. Srivastava, Brian R. Sundlof, Julien Sylvestre, Renee L. Weisman
-
Publication number: 20130180772Abstract: Embodiments provide a wiring board which is structured to be suitable for connection with components, whereby its reliability can be improved. An embodied wiring board of the invention has pads and a solder resist in which opening portions which expose the pads are formed. Protrusion-shaped members are fixed to some of the surfaces of the pads. The surfaces of the pads and the surfaces of the protrusion-shaped members are covered with solder bumps. The height of the solder bumps is larger than the height H1 and H2 of the protrusion-shaped members. The opening portions have different inner diameters, and the volume of the protrusion-shaped members increases as the diameter of the opening portion decreases.Type: ApplicationFiled: December 19, 2012Publication date: July 18, 2013Applicant: NGK SPARK PLUG CO., LTD.Inventor: NGK Spark Plug Co., Ltd.
-
Patent number: 8472208Abstract: A submount with an electrode layer having excellent wettability in soldering and method of manufacturing the same are disclosed. A submount (1) for having a semiconductor device mounted thereon comprises a submount substrate (2), a substrate protective layer (3) formed on a surface of the submount substrate (2), an electrode layer (4) formed on the substrate protective layer (3) and a solder layer (5) formed on the electrode layer (3) wherein the electrode layer (4) is made having an average surface roughness of less than 1 ?m. The reduced average surface roughness of the electrode layer (4) improves wettability of the solder layer (5), allowing the solder layer (5) and a semiconductor device to be firmly bonded together without any flux therebetween. A submount (1) is thus obtained which with the semiconductor device mounted thereon is reduced in heat resistance, reducing its temperature rise and improving its performance and service life.Type: GrantFiled: March 17, 2006Date of Patent: June 25, 2013Assignee: Dowa Electronics Materials Co., Ltd.Inventors: Yoshikazu Oshika, Masayuki Nakano
-
Publication number: 20130153282Abstract: A printed circuit board including a board, a plating layer and a solder mask layer is provided. The board has a plated through hole for inserting a termination into the board. The plated through hole passes through a surface of the board. An annual ring around the plated through hole covers the surface of the board. The plating layer is formed in the plated through hole and electrically connected to the annual ring. The solder mask layer covers the surface of the board and a portion of the outer circle of the annual ring. The plated through hole and other portion of the outer circle of the annual ring are exposed in an opening of the solder mask layer.Type: ApplicationFiled: June 21, 2012Publication date: June 20, 2013Applicant: MSI COMPUTER(SHENZHEN)CO., LTD.Inventor: Yi-Yen CHIANG
-
Patent number: 8461463Abstract: A composite module is obtained which enables high-density mounting of components without increasing its size. A composite module includes a main substrate which is a multilayer circuit board, a sub-substrate mounted on a lower surface of the main substrate, a sealing layer arranged on the lower surface of the main substrate to cover the sub-substrate, the sealing layer defining a mount surface arranged to be mounted on a mount board, and terminal electrodes disposed on the mount surface. The terminal electrodes include at least one first terminal electrode drawn directly from the main substrate and at least one second terminal electrode drawn directly from the sub-substrate.Type: GrantFiled: April 6, 2011Date of Patent: June 11, 2013Assignee: Murata Manufacturing Co., Ltd.Inventors: Noboru Kato, Jun Sasaki, Katsumi Taniguchi
-
Patent number: 8461464Abstract: A circuit board having a plurality of first holes formed in a semiconductor substrate to extend therethrough; insulating layers formed on a back surface of the semiconductor substrate in the plurality of first holes, the insulating layers between the back surface and the first holes being differed in thickness; second holes formed in the insulating layers to communicate with the first holes; and an electro-conductive layer formed inside of the first holes and the second holes to extend through the semiconductor substrate.Type: GrantFiled: July 8, 2011Date of Patent: June 11, 2013Assignee: Sony CorporationInventor: Takuya Nakamura
-
Publication number: 20130141859Abstract: Methods of forming microelectronic structures are described. Embodiments of those methods include attaching a patch structure to an interposer by thermal compression bonding, forming an underfill around an array of interconnect structures disposed on a top surface of the interposer, curing the underfill, and then attaching a die to the patch structure.Type: ApplicationFiled: January 30, 2013Publication date: June 6, 2013Inventors: Brent M. Roberts, Mihir K. Roy, Sriram Srinivasan
-
Patent number: 8450624Abstract: The invention provides a supporting substrate and method for fabricating the same. The supporting substrate includes: a substrate; a first surface metal layer formed on the substrate, wherein the first surface metal layer has a first opening; a second surface metal layer formed on the substrate and disposed oppositely to the first surface metal layer, wherein the substrate has a through hole, and the through hole is formed along the first opening to expose the second surface metal layer; a protective layer formed on the first surface metal layer and the second surface metal layer, wherein the protective layer has a second opening which exposes the through hole; and a conductive bump formed in the through hole, the first opening and the second opening, wherein the conductive bump is electrically connected to the second surface metal layer.Type: GrantFiled: August 10, 2010Date of Patent: May 28, 2013Assignee: Nan Ya PCB Corp.Inventors: Meng-Han Lee, Shao-Yang Lu, Bor-Shyang Liao
-
Patent number: 8440916Abstract: A method of fabricating a substrate core structure comprises: providing first and second patterned conductive layers defining openings therein on each side of a starting insulating layer; providing a first and a second supplemental insulating layers onto respective ones of a first and a second patterned conductive layer; laser drilling a set of via openings extending through at least some of the conductive layer openings of the first and second patterned conductive layers; filling the set of via openings with a conductive material to provide a set of conductive vias; and providing a first and a second supplemental patterned conductive layer onto respective ones of the first and the second supplemental insulating layers, the set of conductive vias contacting the first supplemental patterned conductive layer at one side thereof and the second supplemental patterned conductive layer at another side thereof.Type: GrantFiled: June 28, 2007Date of Patent: May 14, 2013Assignee: Intel CorporationInventors: Yonggang Li, Islam Salama, Charan Gurumurthy, Hamid Azimi
-
Publication number: 20130112469Abstract: This invention provides a multilayer printed wiring board in which electric connectivity and functionality are obtained by improving reliability and particularly, reliability to the drop test can be improved. No corrosion resistant layer is formed on a solder pad 60B on which a component is to be mounted so as to obtain flexibility. Thus, if an impact is received from outside when a related product is dropped, the impact can be buffered so as to protect any mounted component from being removed. On the other hand, land 60A in which the corrosion resistant layer is formed is unlikely to occur contact failure even if a carbon pillar constituting an operation key makes repeated contacts.Type: ApplicationFiled: December 28, 2012Publication date: May 9, 2013Applicant: IBIDEN CO., LTD.Inventor: IBIDEN CO., LTD.
-
Patent number: 8436255Abstract: A polymeric layer encompassing the solder elements of a ball grid array in an electronics package. The polymeric layer reinforces the solder bond at the solder ball-component interface by encasing the elements of the ball grid array in a rigid polymer layer that is adhered to the package structure. Stress applied to the package through the ball grid array is transmitted to the package structure through the polymeric layer, bypassing the solder joint and improving mechanical and electrical circuit reliability. In one embodiment of a method for making the polymeric layer, solder elements bonded to external pads on a structure of the package are submerged in a fluidic form of the polymeric layer. The fluidic form is solidified and then a portion of the resulting polymeric layer is removed to make the solder elements accessible for mounting the package to a printed circuit board or other external circuit.Type: GrantFiled: December 31, 2009Date of Patent: May 7, 2013Assignee: STMicroelectronics Pte Ltd.Inventor: Kim-Yong Goh
-
Patent number: 8432702Abstract: According to an aspect of the present invention, there is provided a printed wiring board including: a substrate including an edge and a fixing hole located adjacent to the edge, the fixing hole configured to receive a bolt; and a land formed in a vicinity of the fixing hole and extending in at least a first direction and a second direction, the first direction being a direction from the fixing hole toward a center of the substrate, the second direction being direction along the edge.Type: GrantFiled: February 22, 2011Date of Patent: April 30, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Hasegawa, Tsuyoshi Kozai, Terunari Kanou
-
Patent number: 8431831Abstract: A via is provided on a printed circuit board with at least one additional depression encompassing the via, such that the via passes through a portion of the depression. Solder can pool in the depression, allowing for a stronger mechanical bond and eliminating many issues with respect to a lack of coplanarity between a lead and the printed circuit board. The depression can be provided with plugged and unplugged vias, and improves the mountings associated with both.Type: GrantFiled: October 8, 2008Date of Patent: April 30, 2013Assignee: Oracle America, Inc.Inventors: Michael Francis Sweeney, Jorge Eduardo Martinez-Vargas, Jr., Michael Clifford Freda
-
Patent number: 8431833Abstract: A printed wiring board includes a substrate having a first surface, a second surface on the opposite side of the first surface and a through-hole extending between the first and second surfaces, a first conductive circuit formed on the first surface of the substrate, a second conductive circuit formed on the second surface of the substrate, and a through-hole conductor filling the through-hole and connecting the first and second conductive circuits. The through-hole has a first opening portion tapering from the first surface toward the second surface and a second opening portion tapering from the second surface toward the first surface. The substrate is made of a resin and a reinforcing material portion in the resin. The reinforcing material portion has a protruding portion protruding into the through-hole at the intersection of the first and second opening portions. The protruding portion encroaches into the through-hole conductor.Type: GrantFiled: December 23, 2009Date of Patent: April 30, 2013Assignee: Ibiden Co., Ltd.Inventor: Kazuki Kajihara
-
Patent number: 8420941Abstract: An electrically conductive ribbon, which is soldered on an electrically conductive busbar of a photovoltaic panel, includes a cooper core and a tin based solder. The tin based solder fully wraps an outer surface of the cooper core, and has a convex solder surface, which has a first curvature to be fitted with a second curvature of a concave solder surface of the electrically conductive busbar.Type: GrantFiled: May 19, 2010Date of Patent: April 16, 2013Assignee: Gintech Energy CorporationInventors: Chen-Chan Wang, Kuei-Wu Huang, Nai-Tien O, Tien-Szu Chen, Ching-Tang Tsai, Kai-Sheng Chang, Hua-Hsuan Kuo, Chi-Cheng Lee, Yu-Chih Chan
-
Patent number: 8410375Abstract: A wiring board has a wiring member, a first reinforcing member and a second reinforcing member. The wiring member has wiring layers and insulating layers which are stacked, and the wiring layers include a first connecting electrode formed on a surface of the wiring member and a second connecting electrode formed on a back surface of the wiring member. A pin is formed on the second connecting electrode. The second reinforcing member is formed by a resin and serves to reinforce the wiring member. The first reinforcing member is formed on the whole back surface of the wiring member except for the pin provided on the second connecting electrode.Type: GrantFiled: October 3, 2008Date of Patent: April 2, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yoshitaka Matsushita, Kazuhiro Oshima, Akio Horiuchi
-
Patent number: 8411460Abstract: A printed circuit board includes a power layer, a ground layer, a signal layer, and a backboard. The backboard is arranged below the signal layer opposite to the ground layer. A number of vias are formed from the backboard through the signal layer, and then connected to the ground layer.Type: GrantFiled: September 23, 2010Date of Patent: April 2, 2013Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Guang-Feng Ou, Yong-Zhao Huang
-
Patent number: 8405999Abstract: A flexible wiring board includes a first flexible base material with a conductor pattern formed thereon, a second flexible base material disposed adjacent to the first flexible base material and an insulating layer covering the first flexible base material and the second flexible base material. The insulating layer exposes at least one portion of the first flexible base material. A conductor pattern is formed on the insulating layer, and a plating layer is provided connecting the conductor pattern of the first flexible base material and the conductor pattern on the insulating layer.Type: GrantFiled: March 10, 2009Date of Patent: March 26, 2013Assignee: Ibiden Co., Ltd.Inventor: Michimasa Takahashi
-
Patent number: 8406005Abstract: A printed circuit board includes first and second transmission lines connected to a first high speed differential signal control chip, third and fourth transmission lines connected to a second high speed differential signal control chip, and fifth and sixth transmission lines connected to a connector pad. To have the first high speed differential signal control chip communicate with the connector pad, the first transmission line is connected to the fifth transmission line through a first connection component, and the second transmission line is connected to the sixth transmission line through a second connection component. To have the second speed differential signal control chip communicate with the connector pad, the third transmission line is connected to the fifth transmission line through the first connection component, and the fourth transmission line is connected to the sixth transmission line through the second connection component.Type: GrantFiled: March 18, 2011Date of Patent: March 26, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Hsiao-Yun Su, Yung-Chieh Chen, Cheng-Hsien Lee
-
Publication number: 20130068509Abstract: A method and apparatus for mounting microchips 3 into Printed Circuit Boards (PCB) 1 is described. The PCB 1 is provided with a cavity 2 into which the microchip 3 is mounted. Connections 28 are made to signal lines in the PCB 1 and the cavity 2 filled with molding compound 30. In some embodiments one 4 or two 5 inlaid metal layers are thermally connected to microchip 3 to improve thermal conductivity. Thermal panels 8 and 9 or heat sinks 18 and 19 are attached to the inlaid metal layers 4 and 5 to further increase thermal conductivity depending upon the embodiment.Type: ApplicationFiled: September 18, 2012Publication date: March 21, 2013Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventor: Hong Beom PYEON
-
Publication number: 20130062111Abstract: A stacked substrate module includes a first and a second substrate. The first substrate has several pads which extend respectively from a stacked area of the first substrate to the outside of the stacked area. The second substrate has several welding areas arranged on the outer lateral side thereof; each welding area extends respectively from the outer lateral side of the second substrate to an upper and a lower surface of the second substrate. The second substrate is stacked in the stacked area of the first substrate, wherein the lateral side of the second substrate is aligned to the edge of the stacked area of the first substrate. The aforementioned pads correspond to the welding areas respectively. It is suitable to position a solder paste between the pads and the welding areas which can be reflowed to connect the pads and the welding areas.Type: ApplicationFiled: October 27, 2011Publication date: March 14, 2013Applicants: UNIVERSAL GLOBAL SCIENTIFIC INDUSTRIAL CO., LTD., UNIVERSAL SCIENTIFIC INDUSTRIAL ( SHANGHAI ) CO., LTD.Inventors: HSUN-FA LI, YUN-TSUNG LI, CHUN-CHI CHIU
-
Patent number: 8395057Abstract: A wafer assembly (30) includes a substrate (71), in turn including a wafer (70) or a stack of wafers. The wafer assembly (30) further includes an electrical connection (32) arranged through at least a part of the substrate (71). The electrical connection (32) is made by low-resistance silicon. The electrical connection (32) is positioned in a hole (84) penetrating at least a part of the substrate (71). A surface (78) of the substrate (71) confining the hole (84) is electrically insulating. The electrical connection (32) has at least one protrusion (75), which protrudes transversally to a main extension (83) of the hole (84) and the protrusion (75) protrudes outside a minimum hole diameter (85), as projected in the main extension (83) of the hole (84). Preferably, the protrusion (75) is supported by a support surface (81) of the substrate (71). A manufacturing method is also disclosed.Type: GrantFiled: September 4, 2007Date of Patent: March 12, 2013Assignee: NanoSpace ABInventors: Pelle Rangsten, Hakan Johansson, Johan Bejhed
-
Publication number: 20130056254Abstract: An electrical system including (1) a printed circuit board including first and second signal pads located on a top surface of the printed circuit board and arranged to transmit a first differential signal, first and second signal vias extending through the printed circuit board and arranged to transmit the first differential signal, a first signal trace located on the top surface of the printed circuit board and connecting the first signal pad and the first signal via, and a second signal trace located on the top surface of the printed circuit board and connecting the second signal pad and the second signal via; and (2) a connector including first and second signal contacts arranged to transmit the first differential signal. The first differential signal transmitted through the printed circuit board and the connector has a common central axis.Type: ApplicationFiled: September 7, 2012Publication date: March 7, 2013Applicant: SAMTEC, INC.Inventors: Gary Ellsworth BIDDLE, James NADOLNY
-
Patent number: 8391022Abstract: A mezzanine board alignment and mounting device includes a multi-stage pin connected to a main board near a mezzanine board connector disposed on the main board. The multistage pin includes a base adapted to connect to the main board, a point distal to the base adapted to pass through an opening on a mezzanine board, and a support disposed between the base and the point. A diameter of the point widens towards the support. A diameter of the support is wider than a diameter of the opening. When the point is fully inserted through the opening in the mezzanine board, the mezzanine board is aligned properly to connect with the mezzanine board connector on the main board.Type: GrantFiled: March 6, 2008Date of Patent: March 5, 2013Assignee: Oracle America, Inc.Inventors: Timothy W. Olesiewicz, David W. Hartwell, Brett C. Ong
-
Patent number: 8389870Abstract: A multi layer interconnecting substrate has at least two spaced apart metal layers with a conductive pad on each one of the metal layers. Two different types of insulating layers are placed between the metal layers. The placement is such that one of the two different types of insulating layers is placed between the conductive pads and the other type of insulating layer is placed between the two spaced apart metal layers.Type: GrantFiled: March 9, 2010Date of Patent: March 5, 2013Assignee: International Business Machines CorporationInventors: Kevin Bills, Mahesh Bohra, Jinwoo Choi, Tae Hong Kim, Rohan Mandrekar
-
Patent number: 8383946Abstract: A heat sink capable of being surface-mounted, the heat sink having a 3D shape and comprising a body made of metal, having a rear side which is horizontal and a front side which is at least partially horizontal, such that the front side is partially surface-mounted on a conductive pattern of a printed circuit board (PCB) by pick-and-place and the rear side is attached to the conductive pattern by reflow-soldering.Type: GrantFiled: May 18, 2010Date of Patent: February 26, 2013Assignee: Joinset, Co., Ltd.Inventor: Sun-Ki Kim
-
Patent number: 8383957Abstract: A printed circuit board (PCB) includes two layers, two signal transmission traces, and a vertical interconnect access (via). The signal transmission traces are respectively arranged on the layers. The signal transmission traces are electrically connected to each other through the via. A centerline of the via with a vertical line of the layers form an acute angle ?, the angle ? is less than cos?1[(Lv2?Lt2)/(Lv2+Lt2)]. Wherein Lt is loss of the two signal transmitting traces in a unit length, and Lv is loss of the via in a unit length.Type: GrantFiled: September 3, 2010Date of Patent: February 26, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Shou-Kuo Hsu, Yung-Chieh Chen, Hsien-Chuan Liang, Wen-Laing Tseng, Shen-Chun Li, Chia-Nan Pai
-
Patent number: 8385079Abstract: A pressure conductive sheet includes a connector body formed of a thin plate of insulation material, an elastic body deposited as one body with the connector body, pluralities of connection terminals provided with a given interval to pass through the elastic body and the connector body, and a ground plate constituting a matching circuit, the ground plate being buried by a given width in between the connector body and the elastic body. The ground plate is coupled to a ground terminal among the connection terminals and is separated from an outer circumference face of a signal terminal. The connector body, the elastic body, the connection terminals and the ground plate are combined with one another to substantially reduce an interference between signal terminals through the matching circuit formed based on capacitance of a gap between a ground face of the ground plate and the signal terminal, and to improve electrical characteristics.Type: GrantFiled: November 24, 2009Date of Patent: February 26, 2013Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Jae-Hoon Choi, Jae-Seon Hwang, Hyo-Jae Bang, Hai-Young Lee
-
Patent number: 8379402Abstract: A wiring board having a lead pin is provided. The wiring board having the lead pin includes a connecting pad which is formed on the wiring board, and to which the lead pin is bonded through a conductive material. The lead pin includes: a shaft portion; a head portion which is provided on one end of the shaft portion; a protruded portion which is formed on a surface side of the head portion opposed to the connection pad; and a first taper portion which is formed between the head portion and a base part of the shaft portion.Type: GrantFiled: December 8, 2009Date of Patent: February 19, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kazuhiro Oshima, Yoshikazu Hirabayashi, Shigeo Nakajima, Yoshitaka Matsushita
-
Patent number: 8378222Abstract: This invention relates to a substrate with via and pad structure(s) to reduce solder wicking. Each via and pad structure connects a component to conductive layers associated with the substrate. The substrate includes one or more plated vias, solder mask(s) surrounding the plated vias, and a conductive pad with a conductive trace connected to each plated via. The conductive pad extends beyond the terminal sides to increase solder formation and the solder mask reduces solder formation at the terminal end of the component. The via and pad structure is suitable for a variety of components and high component density. The invention also provides a computer implemented method for calculating the maximum distance of a conductive pad extending beyond the terminal side of a component.Type: GrantFiled: December 11, 2009Date of Patent: February 19, 2013Assignee: Flextronics AP, LLCInventors: Glen C. Shepherd, Anthony Aaron Lynn Burton, Michael Ryan Ng, Mimi Munson Tantillo, Dieu-Huong Nguyen Tran