Having Impurity Doping For Gain Reduction Patents (Class 257/142)
-
Patent number: 11527618Abstract: A substrate for fabricating a MOSFET device includes a first epitaxial layer disposed on a silicon wafer. The silicon wafer is doped with a first dopant. A second epitaxial layer is disposed on the first epitaxial layer. An ion-implanted capping layer is disposed in the first epitaxial layer. The ion-implanted capping layer is doped with a second dopant. The first dopant has a diffusion coefficient in silicon higher than a diffusion coefficient of the second dopant in silicon. The ion-implanted capping layer is configured to limit up-diffusion of the first dopant from the silicon wafer into the second epitaxial layer.Type: GrantFiled: October 1, 2020Date of Patent: December 13, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Prasad Venkatraman
-
Patent number: 11101133Abstract: An object of the present invention is to provide stable withstand voltage characteristics, reduce turn-off losses along with a reduction in leakage current when the device is off, improve controllability of turn-off operations, and improve blocking capability at turn-off. An N buffer layer includes a first buffer layer joined to an active layer and having one peak in impurity concentration, and a second buffer layer joined to the first buffer layer and an N? drift layer, having at least one peak point in impurity concentration, and having a lower maximum impurity concentration than the first buffer layer. The impurity concentration at the peak point of the first buffer layer is higher than the impurity concentration of the N? drift layer, and the impurity concentration of the second buffer layer is higher than the impurity concentration of the N? drift layer in the entire area of the second buffer layer.Type: GrantFiled: June 21, 2019Date of Patent: August 24, 2021Assignee: Mitsubishi Electric CorporationInventor: Katsumi Nakamura
-
Patent number: 10903076Abstract: The disclosure relates to a method for creating a nanoscale structure. The method includes forming a window in a semiconductor structure, the semiconductor structure comprising a substrate, a first semiconductor layer, and a mask layer; depositing a second semiconductor layer within the window such that a gap remains between the second semiconductor and a portion of the window; and regrowing the first semiconductor layer such that the first semiconductor layer fills the gap.Type: GrantFiled: September 12, 2019Date of Patent: January 26, 2021Assignee: The Texas State University—San MarcosInventor: Edwin L. Piner
-
Patent number: 10331568Abstract: Provided are a computer program product, system, and method for locking a cache line for a burst write operations on a bus. A cache line is allocated in a cache for a target address. A lock is set for the cache line, wherein setting the lock prevents the data in the cache line from being cast out. Data is written to the cache line. All the data in the cache line is flushed to the target address over a bus in response to completing writing to the cache line.Type: GrantFiled: May 25, 2018Date of Patent: June 25, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen L. Blinick, Charles S. Cardinell, Roger G. Hathorn, Benhard Laubli, Miguel A. Montoya, Timothy J. Van Patten
-
Patent number: 10312362Abstract: A switching element includes a semiconductor substrate that includes a first n-type semiconductor layer, a p-type body layer constituted by an epitaxial layer, and a second n-type semiconductor layer separated from the first n-type semiconductor layer by the body layer, a gate insulating film that covers a range across the surface of the first n-type semiconductor layer, the surface of the body layer, and the surface of the second n-type semiconductor layer, and a gate electrode that faces the body layer through the gate insulating film. An interface between the first n-type semiconductor layer and the body layer includes an inclined surface. The inclined surface is inclined such that the depth of the body layer increases as a distance from an end of the body layer increases in a horizontal direction. The inclined surface is disposed below the gate electrode.Type: GrantFiled: December 6, 2017Date of Patent: June 4, 2019Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Tetsuya Yamada, Takashi Okawa, Tomohiko Mori, Hiroyuki Ueda
-
Patent number: 10276707Abstract: A switching element includes a semiconductor substrate that includes a first n-type semiconductor layer, a p-type body layer constituted by an epitaxial layer, and a second n-type semiconductor layer separated from the first n-type semiconductor layer by the body layer, a gate insulating film that covers a range across the surface of the first n-type semiconductor layer, the surface of the body layer, and the surface of the second n-type semiconductor layer, and a gate electrode that faces the body layer through the gate insulating film. An interface between the first n-type semiconductor layer and the body layer includes an inclined surface. The inclined surface is inclined such that the depth of the body layer increases as a distance from an end of the body layer increases in a horizontal direction. The inclined surface is disposed below the gate electrode.Type: GrantFiled: December 6, 2017Date of Patent: April 30, 2019Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Tetsuya Yamada, Takashi Okawa, Tomohiko Mori, Hiroyuki Ueda
-
Patent number: 10249614Abstract: Provided is a semiconductor device including a gate structure, a first doped region of a first conductivity type, a plurality of second doped regions of a second conductivity type, a third doped region of the first conductivity type, and a plurality of fourth doped regions of the second conductivity type. The gate structure is located on a substrate. The first doped region is located in the substrate on a first side of the gate structure. The second doped regions are located in the first doped region. The second doped regions are separated from each other. The third doped region is located in the substrate on a second side of the gate structure. The fourth doped regions are located in the third doped region. The fourth doped regions are separated from each other. The second doped regions and the fourth doped regions are disposed alternately.Type: GrantFiled: May 28, 2015Date of Patent: April 2, 2019Assignee: MACRONIX International Co., Ltd.Inventors: Wing-Chor Chan, Hsin-Liang Chen
-
Patent number: 10134723Abstract: In an ESD protection device, a first well of a first conductivity type and a second well of a second conductivity type are formed in a substrate to contact each other. A first impurity region of the first conductivity type and a second impurity region of the second conductivity type are formed in the first well, and are electrically connected to a first electrode pad. The second impurity region is spaced apart from the first impurity region in a direction of the second well. A third impurity region is formed in the second well, has the second conductivity type, and is electrically connected to a second electrode pad. A fourth impurity region is formed in the second well, is located in a direction of the first well from the third impurity region to contact the third impurity region, has the first conductivity type, and is electrically floated.Type: GrantFiled: September 19, 2017Date of Patent: November 20, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Hyok Ko, Han-Gu Kim, Jong-Kyu Song, Jin Heo
-
Patent number: 10002761Abstract: A substrate for an integrated circuit includes a device wafer having a raw carrier concentration and an epitaxial layer disposed over the device wafer. The epitaxial layer has a first carrier concentration. The first carrier concentration is higher than the raw carrier concentration.Type: GrantFiled: July 6, 2015Date of Patent: June 19, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Po-Tao Chu
-
Patent number: 9763727Abstract: A method of manufacturing an end effector for a surgical instrument includes providing a substrate wherein at least an outer periphery of the substrate is formed from an electrically-insulative material. The method further includes forming at least one ridge on the outer periphery of the substrate and depositing an electrically-conductive material onto the at least one ridge to form at least one electrode.Type: GrantFiled: February 24, 2015Date of Patent: September 19, 2017Assignee: COVIDIEN LPInventors: Ronald J. Podhajsky, William S. Darrow, Kristel L. Ambrosius
-
Patent number: 9633852Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises a first doped region, a second doped region, a doped strip and a top doped region. The first doped region has a first type conductivity. The second doped region is formed in the first doped region and has a second type conductivity opposite to the first type conductivity. The doped strip is formed in the first doped region and has the second type conductivity. The top doped region is formed in the doped strip and has the first type conductivity. The top doped region has a first sidewall and a second sidewall opposite to the first sidewall. The doped strip is extended beyond the first sidewall or the second sidewall.Type: GrantFiled: August 1, 2014Date of Patent: April 25, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Lin Chan, Chen-Yuan Lin, Cheng-chi Lin, Shih-Chin Lien
-
Patent number: 9312385Abstract: A technique for improving characteristics of a semiconductor device (DMOSFET) is provided. A semiconductor device is configured so as to include: an n-type source layer (102) disposed on an upper portion of a first surface side of an SiC substrate (106); a p body layer (103) which surrounds the source layer and has a channel region; an n?-type drift layer (107) which is in contact with the p body layer (103); a gate electrode (116) which is disposed on an upper portion of the channel region via a gate insulating film; and a first p+ layer (109) which is disposed in the p body layer (103), extends to a portion below the n+ source layer (102), and serves as a buried semiconductor region having an impurity concentration higher than that of the p body layer (103). In this manner, since the first p+ layer (109) is formed in the middle of the p body layer (103), it is possible to reduce the diffusion resistance of the p body layer (103). Thus, it is possible to make a parasitic bipolar transistor harder to turn on.Type: GrantFiled: June 7, 2012Date of Patent: April 12, 2016Assignee: Hitachi, Ltd.Inventors: Daisuke Matsumoto, Naoki Tega, Yasuhiro Shimamoto
-
Patent number: 9312135Abstract: The generation of auxiliary crystal defects is induced in a semiconductor substrate. Then the semiconductor substrate is pre-annealed at a temperature above a dissociation temperature at which the auxiliary crystal defects transform into defect complexes, which may be electrically inactive. Then protons may be implanted into the semiconductor substrate to induce the generation of radiation-induced main crystal defects. The defect complexes may enhance the efficiency of the formation of particle-related dopants based on the radiation-induced main crystal defects.Type: GrantFiled: March 19, 2014Date of Patent: April 12, 2016Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Hans-Joachim Schulze, Moriz Jelinek, Werner Schustereder
-
Patent number: 9076838Abstract: An IGBT includes a mesa section that extends between two cell trench structures from a first surface of a semiconductor portion to a layer section of the semiconductor portion. A source region, which is electrically connected to an emitter electrode, is formed in the mesa section. A doped region, which is separated from the source region by a body region of a complementary conductivity type, includes a first portion with a first mean net impurity concentration and a second portion with a second mean net impurity concentration exceeding at least ten times the first mean net impurity concentration. In the mesa section the first portion extends from the body region to the layer section. The second portions of the doped region virtually narrow the mesa sections in a normal on-state of the IGBT.Type: GrantFiled: September 13, 2013Date of Patent: July 7, 2015Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Alexander Philippou, Hans-Joachim Schulze, Christian Jaeger, Roman Baburske, Antonio Vellei
-
Publication number: 20150129930Abstract: An object of the present invention is to provide a trench gate type IGBT achieving both retention of withstand voltage and lowering of ON-state voltage and to provide a method for manufacturing the trench gate type IGBT. The IGBT according to the present invention is an SJ-RC-IGBT which includes a drift layer having super junction structure, and includes an IGBT area and an FWD area on the rear surface. In the IGBT according to the present invention, a first drift layer has an impurity concentration of 1×1015 atms/cm3 or higher and lower than 2×1016 atms/cm3, and a thickness of 10 ?m or larger and smaller than 50 ?m; and that a buffer layer has an impurity concentration of 1×1015 atms/cm3 or higher and lower than 2×1016 atms/cm3, and a thickness of 2 ?m or larger and smaller than 15 ?m.Type: ApplicationFiled: May 29, 2012Publication date: May 14, 2015Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shinji Aono, Tadaharu Minato
-
Patent number: 9029921Abstract: A two terminal device which can be used for the rectification of the current. Internally it has a regenerative coupling between MOS gates of opposite type and probe regions. This regenerative coupling allows to achieve performance better than that of ideal diode.Type: GrantFiled: January 17, 2014Date of Patent: May 12, 2015Assignee: STMicroelectronics International N.V.Inventors: Alexei Ankoudinov, Vladimir Rodov
-
Publication number: 20150091055Abstract: A semiconductor device includes a first region of a first conductivity type, a collector electrode electrically connected to a first side of the first region, first and second gate electrodes and first and second conductor electrodes, each of the gate and conductor electrodes extending into the first region from a second side thereof that is opposite to the first side, an emitter electrode electrically connected to the conductor electrodes, and a second region of the first conductivity type, that is adjacent to the gate electrodes, electrically connected to the emitter electrode, and spaced from the first and second conductor electrodes.Type: ApplicationFiled: February 28, 2014Publication date: April 2, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Ryohei GEJO, Kazutoshi NAKAMURA, Tsuneo OGURA, Tomoko MATSUDAI
-
Patent number: 8981460Abstract: The subject disclosure presents power semiconductor devices, and methods for manufacture thereof, with improved ruggedness and. In an aspect, the power semiconductor devices are power field effect transistors (FETs) having enhanced suppression of the activation of the parasitic bipolar junction transistor (BJT) and a normal threshold value. The devices comprise a doped source (14) of a first conductivity type, a doped body (15) of a second conductivity type, a source electrode (20) short-connecting the doped body and the doped source, a doped drift region (10) of the first conductivity type, a first layer (30) of a gate dielectric region (36) covering the surface of the doped drift region (10), and forming channel from the doped source (14) to the doped drift region (10), a second layer (31) of the gate dielectric region (36) over the first layer (30), a third layer (32) of the gate dielectric region (36) over the second layer (31), and a gate electrode (21) over the third layer (32).Type: GrantFiled: December 20, 2011Date of Patent: March 17, 2015Assignee: The Hong Kong University of Science and TechnologyInventors: Johnny Kin On Sin, Xianda Zhou
-
Patent number: 8841699Abstract: A semiconductor device includes an IGBT forming region and a diode forming region. The IGBT forming region includes an IGBT operating section that operates as an IGBT and a thinned-out section that does not operate as an IGBT. The IGBT operating section includes a channel region, and the thinned-out section includes a first anode region. The diode forming region includes a second anode region. When an area density is defined as a value calculated by integrating a concentration profile of second conductivity type impurities in each of the channel region, the first anode region, and the second anode region in a depth direction, an area density of the channel region is higher than an area density of the first anode region and an area density of the second anode region.Type: GrantFiled: June 13, 2012Date of Patent: September 23, 2014Assignee: DENSO CORPORATIONInventors: Yukio Tsuzuki, Hiromitsu Tanabe, Kenji Kouno
-
Patent number: 8829491Abstract: According to example embodiments, a semiconductor device includes a first layer and second layer. The first layer includes a nitride semiconductor doped with a first type dopant. The second layer is below the first layer and includes a high concentration layer. The high concentration layer includes the nitride semiconductor doped with the first type dopant and has a doping concentration higher than a doping concentration of the first layer.Type: GrantFiled: May 31, 2011Date of Patent: September 9, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-won Lee, Jun-youn Kim, Young-jo Tak
-
Patent number: 8809961Abstract: An electrostatic discharge (ESD) protection circuit structure includes several diffusion regions and a MOS transistor. The circuit structure includes a first diffusion region of a first type (e.g., P-type or N-type) formed in a first well of the first type, a second diffusion region of the first type formed in the first well of the first type, and a first diffusion region of a second type (e.g., N-type or P-type) formed in a first well of the second type. The first well of the second type is formed in the first well of the first type. The MOS transistor is of the second type and includes a drain formed by a second diffusion region of the second type formed in a second well of the second type bordering the first well of the first type.Type: GrantFiled: October 17, 2013Date of Patent: August 19, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Che Tsai, Jam-Wem Lee, Yi-Feng Chang
-
Patent number: 8674404Abstract: Memory devices, such as DRAM memory devices, may include one or more metal layers above a local interconnect of the DRAM memory that make contact to lower gate regions of the memory device. As the size of semiconductor components decreases and circuit densities increase, the density of the metal routing in these upper metal layers becomes increasingly difficult to fabricate. By providing additional metal routing in the lower gate regions that may be coupled to the upper metal layers, the spacing requirements of the upper metal layers may be eased, while maintaining the size of the semiconductor device. In addition, the additional metal routing formed in the gate regions of the memory devices may be disposed parallel to other metal contacts in a strapping configuration, thus reducing a resistance of the metal contacts, such as buried digit lines of a DRAM memory cell.Type: GrantFiled: December 17, 2010Date of Patent: March 18, 2014Assignee: Micron Technology, Inc.Inventors: Terry McDaniel, James Green, Mark Fischer
-
Patent number: 8633521Abstract: A two terminal device which can be used for the rectification of the current. Internally it has a regenerative coupling between MOS gates of opposite type and probe regions. This regenerative coupling allows to achieve performance better than that of ideal diode.Type: GrantFiled: January 6, 2010Date of Patent: January 21, 2014Assignee: STMicroelectronics N.V.Inventors: Alexei Ankoudinov, Vladimir Rodov
-
Publication number: 20140015007Abstract: A semiconductor device includes a cell region having at least one device cell, wherein the at least one device cell includes a first device region of a first conductivity type. The semiconductor device further includes a drift region of a second conductivity type adjoining the first device region of the at least one device cell, a doped region of the first conductivity type adjoining the drift region, and charge carrier lifetime reduction means configured to reduce a charge carrier lifetime in the doped region of the first conductivity type.Type: ApplicationFiled: June 21, 2013Publication date: January 16, 2014Inventors: Dorothea Werber, Frank Pfirsch, Hans-Joachim Schulze, Carsten Schaeffer, Volodymyr Komarnitskyy, Anton Mauder, Holger Schulze, Gerhard Miller
-
Patent number: 8587071Abstract: An ESD protection circuit includes a MOS transistor of a first type, a MOS transistor of a second type, an I/O pad, and first, second, and third guard rings of the first, second, and first types, respectively. The MOS transistor of the first type has a source coupled to a first node having a first voltage, and a drain coupled to a second node. The MOS transistor of the second type has a drain coupled to the second node, and a source coupled to a third node having a second voltage lower than the first voltage. The I/O pad is coupled to the second node. The first, second, and third guard rings are positioned around the MOS transistor of the second type.Type: GrantFiled: April 23, 2012Date of Patent: November 19, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Che Tsai, Jam-Wem Lee, Yi-Feng Chang
-
Publication number: 20130256747Abstract: The subject disclosure presents power semiconductor devices, and methods for manufacture thereof, with improved ruggedness and. In an aspect, the power semiconductor devices are power field effect transistors (FETs) having enhanced suppression of the activation of the parasitic bipolar junction transistor (BJT) and a normal threshold value. The devices comprise a doped source (14) of a first conductivity type, a doped body (15) of a second conductivity type, a source electrode (20) short-connecting the doped body and the doped source, a doped drift region (10) of the first conductivity type, a first layer (30) of a gate dielectric region (36) covering the surface of the doped drift region (10), and forming channel from the doped source (14) to the doped drift region (10), a second layer (31) of the gate dielectric region (36) over the first layer (30), a third layer (32) of the gate dielectric region (36) over the second layer (31), and a gate electrode (21) over the third layer (32).Type: ApplicationFiled: December 20, 2011Publication date: October 3, 2013Applicant: THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Johnny Kin On Sin, Xianda Zhou
-
Patent number: 8466491Abstract: A semiconductor component includes a semiconductor body, a first emitter region of a first conductivity type in the semiconductor body, a second emitter region of a second conductivity type arranged distant to the first emitter region in a vertical direction of the semiconductor body, a base region of one of the first and second conductivity types arranged between the first and second emitter regions and having a lower doping concentration than the first second emitter regions, a first field stop zone of the same conductivity type as the base region arranged in the base region, and a second field stop zone of the same conductivity type as the base region arranged in the base region.Type: GrantFiled: May 12, 2011Date of Patent: June 18, 2013Assignee: Infineon Technologies Austria AGInventor: Dorothea Werber
-
Patent number: 8450793Abstract: A controlled-punch-through semiconductor device with a four-layer structure is disclosed which includes layers of different conductivity types, a collector on a collector side, and an emitter on an emitter side which lies opposite the collector side. The semiconductor device can be produced by a method performed in the following order: producing layers on the emitter side of wafer of a first conductivity type; thinning the wafer on a second side; applying particles of the first conductivity type to the wafer on the collector side for forming a first buffer layer having a first peak doping concentration in a first depth, which is higher than doping of the wafer; applying particles of a second conductivity type to the wafer on the second side for forming a collector layer on the collector side; and forming a collector metallization on the second side.Type: GrantFiled: April 2, 2010Date of Patent: May 28, 2013Assignee: ABB Technology AGInventors: Munaf Rahimo, Jan Vobecky, Wolfgang Janisch, Arnost Kopta, Frank Ritchie
-
Patent number: 8378392Abstract: A trench Metal Oxide Semiconductor Field Effect Transistor with improved body region structures is disclosed. By forming the inventive body region structures with concave-arc shape with respect to epitaxial layer, a wider interfaced area between the body region and the epitaxial layer is achieved, thus increasing capacitance between drain and source Cds. Moreover, the invention further comprises a Cds enhancement doped region interfaced with said body region having higher doping concentration than the epitaxial layer to further enhancing Cds without significantly impact breakdown voltage.Type: GrantFiled: April 7, 2010Date of Patent: February 19, 2013Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20120286326Abstract: A power semiconductor device that realizes high-speed turnoff and soft switching at the same time has an n-type main semiconductor layer that includes lightly doped n-type semiconductor layers and extremely lightly doped n-type semiconductor layers arranged alternately and repeatedly between a p-type channel layer and an n+-type field stop layer, in a direction parallel to the first major surface of the n-type main semiconductor layer. A substrate used for manufacturing the semiconductor device is fabricated by forming trenches in an n-type main semiconductor layer 1 and performing ion implantation and subsequent heat treatment to form an n+-type field stop layer in the bottom of the trenches. The trenches are then filled with a semiconductor doped more lightly than the n-type main semiconductor layer for forming extremely lightly doped n-type semiconductor layers. The manufacturing method is applicable with variations to various power semiconductor devices such as IGBT's, MOSFET's and PIN diodes.Type: ApplicationFiled: July 25, 2012Publication date: November 15, 2012Applicant: Fuji Electric Device Technology Co., Ltd.Inventor: Koh YOSHIKAWA
-
Patent number: 8242537Abstract: An IGBT with a fast reverse recovery time rectifier includes an N-type drift epitaxial layer, a gate, a gate insulating layer, a P-type doped base region, an N-type doped source region, a P-type doped contact region, and a P-type lightly doped region. The P-type doped base region is disposed in the N-type drift epitaxial layer, and the P-type doped contact region is disposed in the N-type drift epitaxial layer. The P-type lightly doped region is disposed between the P-type contact doped region and the N-type drift epitaxial layer, and is in contact with the N-type drift epitaxial layer.Type: GrantFiled: November 10, 2009Date of Patent: August 14, 2012Assignee: Anpec Electronics CorporationInventors: Wei-Chieh Lin, Jen-Hao Yeh, Ho-Tai Chen
-
Publication number: 20110079819Abstract: An IGBT with a fast reverse recovery time rectifier includes an N-type drift epitaxial layer, a gate, a gate insulating layer, a P-type doped base region, an N-type doped source region, a P-type doped contact region, and a P-type lightly doped region. The P-type doped base region is disposed in the N-type drift epitaxial layer, and the P-type doped contact region is disposed in the N-type drift epitaxial layer. The P-type lightly doped region is disposed between the P-type contact doped region and the N-type drift epitaxial layer, and is in contact with the N-type drift epitaxial layer.Type: ApplicationFiled: November 10, 2009Publication date: April 7, 2011Inventors: Wei-Chieh Lin, Jen-Hao Yeh, Ho-Tai Chen
-
Patent number: 7846782Abstract: A method of making a non-volatile memory device includes providing a substrate having a substrate surface, and forming a non-volatile memory array over the substrate surface. The non-volatile memory array includes an array of semiconductor diodes, and each semiconductor diode of the array of semiconductor diodes is disposed substantially parallel to the substrate surface.Type: GrantFiled: September 28, 2007Date of Patent: December 7, 2010Assignee: SanDisk 3D LLCInventors: Steven Maxwell, Michael Konevecki, Mark H. Clark, Usha Raghuram
-
Publication number: 20100244093Abstract: A controlled-punch-through semiconductor device with a four-layer structure is disclosed which includes layers of different conductivity types, a collector on a collector side, and an emitter on an emitter side which lies opposite the collector side. The semiconductor device can be produced by a method performed in the following order: producing layers on the emitter side of wafer of a first conductivity type; thinning the wafer on a second side; applying particles of the first conductivity type to the wafer on the collector side for forming a first buffer layer having a first peak doping concentration in a first depth, which is higher than doping of the wafer; applying particles of a second conductivity type to the wafer on the second side for forming a collector layer on the collector side; and forming a collector metallization on the second side.Type: ApplicationFiled: April 2, 2010Publication date: September 30, 2010Applicant: ABB Technology AGInventors: Munaf Rahimo, Jan Vobecky, Wolfgang Janisch, Arnost Kopta, Frank Ritchie
-
Patent number: 7732833Abstract: In a base region of a first conductivity type, at least one emitter region of a second conductivity type and at least one sense region of the second conductivity type, spaced away from the emitter region, are selectively formed. The emitter region and the sense region are located so as to be aligned in a second direction perpendicular to a first direction going from a collector region of the first conductivity type, which is formed so as to be spaced away from the base region, toward the base region. The width of the sense region, the width of the emitter region, the width of a part of the base region that is adjacent to the sense region, and the width of a part of the base region that is adjacent to the emitter region in the second direction are set in such a manner that a sense ratio varies in a desired manner in accordance with variation in collector current.Type: GrantFiled: September 11, 2008Date of Patent: June 8, 2010Assignee: Panasonic CorporationInventors: Hiroto Yamagiwa, Takashi Saji
-
Publication number: 20100038675Abstract: A power semiconductor device that realizes high-speed turnoff and soft switching at the same time has an n-type main semiconductor layer that includes lightly doped n-type semiconductor layers and extremely lightly doped n-type semiconductor layers arranged alternately and repeatedly between a p-type channel layer and an n+-type field stop layer, in a direction parallel to the first major surface of the n-type main semiconductor layer. A substrate used for manufacturing the semiconductor device is fabricated by forming trenches in an n-type main semiconductor layer 1 and performing ion implantation and subsequent heat treatment to form an n+-type field stop layer in the bottom of the trenches. The trenches are then filled with a semiconductor doped more lightly than the n-type main semiconductor layer for forming extremely lightly doped n-type semiconductor layers. The manufacturing method is applicable with variations to various power semiconductor devices such as IGBT's, MOSFET's and PIN diodes.Type: ApplicationFiled: August 11, 2009Publication date: February 18, 2010Applicant: Fuji Electric Device Technology Co., Ltd.Inventor: Koh Yoshikawa
-
Patent number: 7622732Abstract: Heterostructure devices incorporate carbon nanotube technology to implement rectifying devices including diodes, rectifiers, silicon-controlled rectifiers, varistors, and thyristors. In a specific implementation, a rectifying device includes carbon nanotube and nanowire elements. The carbon nanotubes may be single-walled carbon nanotubes. The devices may be formed using parallel pores of a porous structure. The porous structure may be anodized aluminum oxide or another material. A device of the invention may be especially suited for high power applications.Type: GrantFiled: August 4, 2006Date of Patent: November 24, 2009Assignee: Atomate CorporationInventor: Thomas W. Tombler, Jr.
-
Patent number: 7589359Abstract: A silicon controlled rectifier structure with the symmetrical layout is provided. The N-type doped regions and the P-type doped regions are disposed with the N-well and symmetrically arranged relative to the isolation structure in-between, while the P-type buried layer is located under the N-type doped regions and the P-type doped regions and fully isolates the N-type doped regions from the N-well.Type: GrantFiled: July 25, 2008Date of Patent: September 15, 2009Assignee: United Microelectronics Corp.Inventor: Hsin-Yen Hwang
-
Patent number: 7498614Abstract: A semiconductor high-voltage device comprising a voltage sustaining layer between a n+-region and a p+-region is provided, which is a uniformly doped n (or p)-layer containing a plurality of floating p (or n)-islands. The effect of the floating islands is to absorb a large part of the electric flux when the layer is fully depleted under high reverse bias voltage so as the peak field is not increased when the doping concentration of voltage sustaining layer is increased. Therefore, the thickness and the specific on-resistance of the voltage sustaining layer for a given breakdown voltage can be much lower than those of a conventional voltage sustaining layer with the same breakdown voltage. By using the voltage sustaining layer of this invention, various high voltage devices can be made with better relation between specific on-resistance and breakdown voltage.Type: GrantFiled: August 14, 2007Date of Patent: March 3, 2009Assignee: Third Dimension (3D) Semiconductor, Inc.Inventor: Xing-bi Chen
-
Patent number: 7414262Abstract: Electronic devices, such as those having a flexible substrate and printed material on the flexible substrate. In one embodiment, the printed material and substrate are part of an electronic device having at least three terminals, wherein the electronic device has a charge carrier mobility of at least 10 cm2/V-s. Multi-terminal devices can have a substrate including a doped semiconductor layer and at least two doped regions formed upon the substrate. The doped regions can be doped oppositely from the semiconductor layer and exhibit a charge carrier mobility of greater than 10 cm2/V-s. Methods for making the same are also disclosed.Type: GrantFiled: September 30, 2005Date of Patent: August 19, 2008Assignee: Lexmark International, Inc.Inventors: Frank E. Anderson, Robert W. Cornell, Yimin Guan
-
Patent number: 7345296Abstract: Single-walled carbon nanotube transistor and rectifying devices, and associated methods of making such devices include a porous structure for the single-walled carbon nanotubes. The porous structure may be anodized aluminum oxide or another material. Electrodes for source and drain of a transistor are provided at opposite ends of the single-walled carbon nanotube devices. A gate region may be provided one end or both ends of the porous structure. The gate electrode may be formed into the porous structure. A transistor of the invention may be especially suited for power transistor or power amplifier applications.Type: GrantFiled: September 14, 2005Date of Patent: March 18, 2008Assignee: Atomate CorporationInventors: Thomas W. Tombler, Jr., Brian Y. Lim
-
Patent number: 7227197Abstract: A semiconductor high-voltage device comprising a voltage sustaining layer between a n+-region and a p+-region is provided, which is a uniformly doped n(or p)-layer containing a plurality of floating p (or n)-islands. The effect of the floating islands is to absorb a large part of the electric flux when the layer is fully depleted under high reverse bias voltage so as to the peak field is not increased when the doping concentration of voltage sustaining layer is increased. Therefore, the thickness and the specific on-resistance of the voltage sustaining layer for a given breakdown voltage can be much lower than those of a conventional voltage sustaining layer with the same breakdown voltage. By using the voltage sustaining layer of this invention, various high voltage devices can be made with better relation between specific on-resistance and breakdown voltage.Type: GrantFiled: June 3, 2004Date of Patent: June 5, 2007Assignee: Third Dimension (3D) Semiconductor, Inc.Inventor: Xingbi Chen
-
Patent number: 7199404Abstract: A semiconductor substrate used for fabricating vertical devices, such as vertical MOSFET, capable of maintaining low ON-stage resistance and of ensuring a necessary level of OFF-stage breakdown voltage is provided. A heavily-doped arsenic layer of 0.5 to 3.0 ?m thick is inserted between a heavily-doped phosphorus layer 11 composing the drain of a vertical MOSFET and an n?-type drift layer. The heavily-doped arsenic layer functions as a barrier layer which prevents phosphorus from diffusing from the heavily-doped phosphorus layer into the n?-type drift layer. This is successful in maintaining spreading of the depletion layer during OFF time of the vertical MOSFET to thereby improve the OFF-stage breakdown voltage, and in maintaining the low ON-stage resistance.Type: GrantFiled: November 30, 2004Date of Patent: April 3, 2007Assignee: NEC Electronics CorporationInventor: Kinya Ohtani
-
Patent number: 7029956Abstract: A memory system having a plurality of T-RAM cells arranged in an array is presented where each T-RAM cell has dual vertical devices and is fabricated over a SiC substrate. Each T-RAM cell has a vertical thyristor and a vertical transfer gate. The top surface of each thyristor is coplanar with the top surface of each transfer gate within the T-RAM array to provide a planar cell structure for the T-RAM array. A method is also presented for fabricating the T-RAM array having the vertical thyristors, the vertical transfer gates and the planar cell structure over the SiC substrate.Type: GrantFiled: September 19, 2003Date of Patent: April 18, 2006Assignee: International Business Machines Corp.Inventors: Louis L. Hsu, Li-Kong Wang
-
Patent number: 6936867Abstract: A semiconductor high-voltage device comprising a voltage sustaining layer between a n+-region and a p+-region is provided, which is a uniformly doped n(or p)-layer containing a plurality of floating p (or n)-islands. The effect of the floating islands is to absorb a large part of the electric flux when the layer is fully depleted under high reverse bias voltage so as to the peak field is not increased when the doping concentration of voltage sustaining layer is increased. Therefore, the thickness and the specific on-resistance of the voltage sustaining layer for a given breakdown voltage can be much lower than those of a conventional voltage sustaining layer with the same breakdown voltage. By using the voltage sustaining layer of this invention, various high voltage devices can be made with better relation between specific on-resistance and breakdown voltage.Type: GrantFiled: March 5, 2003Date of Patent: August 30, 2005Assignee: Third Dimension Semiconductor, Inc.Inventor: Xingbi Chen
-
Patent number: 6888177Abstract: A thyristor-based semiconductor device exhibits a relatively increased base-emitter capacitance. According to an example embodiment of the present invention, the junction area between a base region and an adjacent emitter region of a thyristor is increased, relative to the junction area between other regions in the thyristor. In one implementation, the base region is formed extending on two sides of the emitter region. In another implementation, the thyristor is formed on a buried insulator layer of a silicon-on-insulator (SOI) structure, with the base region having a first portion laterally adjacent to the emitter region and having a second portion between the emitter region and the buried insulator.Type: GrantFiled: September 24, 2002Date of Patent: May 3, 2005Assignee: T-RAM, Inc.Inventors: Farid Nemati, Scott Robins, Andrew Horch
-
Patent number: 6867083Abstract: A transistor (10, 30, 60) is formed to have a body contact (16, 36, 69) that has a minimal contact to the sides of the source region (14, 34, 63). This increases the density and reduces on-resistance of the transistor (10, 30, 60).Type: GrantFiled: May 1, 2003Date of Patent: March 15, 2005Assignee: Semiconductor Components Industries, LLCInventors: Mohamed Imam, Jefferson W. Hall
-
Patent number: 6858887Abstract: A BJT device configuration includes an emitter finger and via arrangement which reduces emitter finger width, and is particularly suitable for use with compound semiconductor-based devices. Each emitter finger includes a cross-shaped metal contact which provides an emitter contact; each contact comprises two perpendicular arms which intersect at a central area. A via through an interlevel dielectric layer provides access to the emitter contact; the via is square-shaped, centered over the center point of the central area, and oriented at a 45° angle to the arms. This allows the via size to be equal to or greater than the minimum process dimension, while allowing the width of the emitter finger to be as narrow as possible with the alignment tolerances still being met.Type: GrantFiled: July 30, 2003Date of Patent: February 22, 2005Assignee: Innovative Technology Licensing LLCInventors: James Chingwei Li, Richard L. Pierson, Jr., Berinder P. S. Brar, John A. Higgins
-
Patent number: 6825110Abstract: In a method for fabricating a semiconductor component with a cathode and an anode from a wafer, the wafer is first provided with a stop zone, thereupon treated on the cathode side and only then reduced in its thickness, so that all that remains of the stop zone is a tail barrier zone. In this case, the stop zone is doped and reduced to the tail barrier zone in such a way that a quantitative optimization of the fabrication method and thus of a thinned semiconductor element is made possible. In said quantitative optimization, diverse parameters and their relation to one another are taken into account, in particular a dopant area density of a tail barrier zone, a dopant density at an anodal surface of the tail harrier zone, a dopant density of a base, a characteristic decay length or slope of the doping profile of the tail barrier zone, and also a thickness of a base—resulting from the wafer—from anode to cathode.Type: GrantFiled: December 30, 2002Date of Patent: November 30, 2004Assignee: ABB Schweiz AGInventors: Stefan Linder, Hans Rudolf Zeller
-
Patent number: 6734497Abstract: An insulated gate bipolar transistor, a semiconductor device using such a transistor, and manufacturing methods of these. The transistor, device, and method eliminate the necessity of connection to a freewheel diode used for bypassing a circulating current. In the transistor, device, and method the concentration of impurities of an N+ buffer layer that forms a junction with a P+ collector layer is increased so that it is possible to reduce an avalanche breakdown voltage of a parasitic diode formed by an N base layer and the P+ collector layer. Thus, the reverse voltage resistance of an IGBT is lowered to not more than 5 times the collector-emitter saturated voltage.Type: GrantFiled: September 27, 2002Date of Patent: May 11, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hideki Takahashi, Yoshifumi Tomomatsu, Mitsuharu Tabata