Combined With Other Solid-state Active Device In Integrated Structure Patents (Class 257/146)
-
Patent number: 7145186Abstract: One aspect of this disclosure relates to a memory cell. Various memory cell embodiments include an isolated semiconductor region separated from a bulk semiconductor region, an access transistor and a vertically-oriented thyristor formed in a trench extending between the isolated and bulk semiconductor regions. The access transistor includes a first diffusion region connected to a bit line, a second diffusion region to function as a storage node, a floating body region, and a gate separated from the floating body region by a transistor gate insulator. The isolated semiconductor region includes the first and second diffusion regions and the floating body region of the access transistor. The thyristor has a first end in contact with the bulk semiconductor region and a second end in contact with the storage node. The thyristor is insulated from the floating body region by a thyristor gate insulator. Other aspects and embodiments are provided herein.Type: GrantFiled: August 24, 2004Date of Patent: December 5, 2006Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7118942Abstract: A method of mass-producing a solid state device comprises providing an atomically smooth, solid state material layer no more than 40 Angstroms thick. This layer is uniformly and defect-freely bonded onto a substrate to provide an acceptable device yield.Type: GrantFiled: July 29, 2003Date of Patent: October 10, 2006Inventor: Chou H. Li
-
Patent number: 7042027Abstract: One aspect of the present subject matter relates to a memory cell, or more specifically, to a scalable GLTRAM cell that provides DRAM-like density and SRAM-like performance. According to various embodiments, the memory cell includes an access transistor and a gated, lateral thyristor integrally formed above the access transistor. The access transistor has a drain region, a raised source region, and a gate. The thyristor has a first end that is formed with the raised source region of the access transistor. In various embodiments, the lateral thyristor is fabricated using a metal-induced lateral crystallization technique (MILC) adopted for thin-film-transistor (TFT) technology. In various embodiments, the stacked lateral thyristor is integrated by raising the source region of the access transistor using a selective epitaxy process for raised source-drain technology. Other aspects are provided herein.Type: GrantFiled: August 30, 2002Date of Patent: May 9, 2006Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7034345Abstract: A novel architecture of high-power four-quadrant hybrid power modules based on high-current trench gate IGBTs and arrays of low-current wide-bandgap diodes is conceived. The distributed physical layout of high power density wide-bandgap devices improves the cooling inside a fully-sealed module case, thus avoiding excessive internal heat flux build up and high PN junction temperature, and benefiting the converter's reliability and efficiency. The design of multiple-in-one hybrid integrated AC-switch module at high power ratings is enabled by using hybrid AC switch cells and aluminum nitride substrate structure.Type: GrantFiled: March 27, 2003Date of Patent: April 25, 2006Assignee: The Boeing CompanyInventors: Jie Chang, Xiukuan Jing, Anhua Wang, Jiajia Zhang
-
Patent number: 7029956Abstract: A memory system having a plurality of T-RAM cells arranged in an array is presented where each T-RAM cell has dual vertical devices and is fabricated over a SiC substrate. Each T-RAM cell has a vertical thyristor and a vertical transfer gate. The top surface of each thyristor is coplanar with the top surface of each transfer gate within the T-RAM array to provide a planar cell structure for the T-RAM array. A method is also presented for fabricating the T-RAM array having the vertical thyristors, the vertical transfer gates and the planar cell structure over the SiC substrate.Type: GrantFiled: September 19, 2003Date of Patent: April 18, 2006Assignee: International Business Machines Corp.Inventors: Louis L. Hsu, Li-Kong Wang
-
Patent number: 7023028Abstract: An ESD protection structure for protecting an integrated circuit from electrostatic discharge, having a bipolar protection element, whose emitter is formed by an emitter zone of the first conduction type, whose collector is formed by a buried layer of the first conduction type, and whose base is formed by a base zone of the second conduction type disposed in-between. The base zone is spaced apart from the buried layer by an intermediate layer. Highly and lightly doped regions alternatively are provided in a section of the buried layer. The highly doped regions are spaced apart from one another by the lightly doped regions. A region with a reduced breakdown voltage of the protection element is disposed in a part of the protection element spaced apart from the section of the buried layer. Also provided is an integrated circuit having such an ESD protection structure.Type: GrantFiled: April 27, 2004Date of Patent: April 4, 2006Assignee: Infineon Technologies AGInventor: Nils Jensen
-
Patent number: 6958263Abstract: The invention includes SOI constructions containing one or more memory cells which include a transistor and a thyristor. In one aspect, a scalable GLTRAM cell provides DRAM-like density and SRAM-like performance. The memory cell includes an access transistor and a gated-lateral thyristor integrally formed above the access transistor. The cathode region (n+) of the stacked lateral thyristor device (p+/n/p/n+) is physically and electrically connected to one of the source/drain regions of the FET to act as the storage node for the memory cell. The FET transistor can include an active region which extends into a Si/Ge material. The material comprising Si/Ge can have a relaxed crystalline lattice, and a layer having a strained crystalline lattice can be between the material having the relaxed crystalline lattice and the transistor gate. The device construction can be formed over a versatile substrate base.Type: GrantFiled: September 28, 2004Date of Patent: October 25, 2005Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 6953953Abstract: A thyristor-based semiconductor device includes a filled trench separating and electrically insulating adjacent thyristor control ports. According to an example embodiment of the present invention, the filled trench is formed in a substrate adjacent to at least one thyristor body region. The filled trench includes a conductive filler material, an insulative material formed on the conductive filler material and at least two laterally-adjacent thyristor control ports separated from one another by the conductive filler material and the insulative material. One of the control ports is adapted for capacitively coupling to the thyristor body region for controlling current in the thyristor. With this approach, two or more control ports can be formed in a single filled trench and electrically isolated by the conductive filler material/insulative material combination.Type: GrantFiled: October 1, 2002Date of Patent: October 11, 2005Assignee: T-RAM, Inc.Inventor: Andrew Horch
-
Patent number: 6936867Abstract: A semiconductor high-voltage device comprising a voltage sustaining layer between a n+-region and a p+-region is provided, which is a uniformly doped n(or p)-layer containing a plurality of floating p (or n)-islands. The effect of the floating islands is to absorb a large part of the electric flux when the layer is fully depleted under high reverse bias voltage so as to the peak field is not increased when the doping concentration of voltage sustaining layer is increased. Therefore, the thickness and the specific on-resistance of the voltage sustaining layer for a given breakdown voltage can be much lower than those of a conventional voltage sustaining layer with the same breakdown voltage. By using the voltage sustaining layer of this invention, various high voltage devices can be made with better relation between specific on-resistance and breakdown voltage.Type: GrantFiled: March 5, 2003Date of Patent: August 30, 2005Assignee: Third Dimension Semiconductor, Inc.Inventor: Xingbi Chen
-
Patent number: 6891206Abstract: To protect against electrostatic discharges in monolithic integrated circuits in CMOS technology, a lateral thyristor structure is presented which has a much lower firing voltage compared to conventional thyristor structures.Type: GrantFiled: February 9, 2001Date of Patent: May 10, 2005Assignee: Micronas GmbHInventors: Martin Czech, Jürgen Kessel, Eckart Wagner, Ulrich Theus
-
Patent number: 6812504Abstract: The invention includes SOI constructions containing one or more memory cells which include a transistor and a thyristor. In one aspect, a scalable GLTRAM cell provides DRAM-like density and SRAM-like performance. The memory cell includes an access transistor and a gated-lateral thyristor integrally formed above the access transistor. The cathode region (n+) of the stacked lateral thyristor device (p+/n/p/n+) is physically and electrically connected to one of the source/drain regions of the FET to act as the storage node for the memory cell. The FET transistor can include an active region which extends into a Si/Ge material. The material comprising Si/Ge can have a relaxed crystalline lattice, and a layer having a strained crystalline lattice can be between the material having the relaxed crystalline lattice and the transistor gate. The device construction can be formed over a versatile substrate base.Type: GrantFiled: February 10, 2003Date of Patent: November 2, 2004Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Publication number: 20040188706Abstract: A novel architecture of high-power four-quadrant hybrid power modules based on high-current trench gate IGBTs and arrays of low-current wide-bandgap diodes is conceived. The distributed physical layout of high power density wide-bandgap devices improves the cooling inside a fully-sealed module case, thus avoiding excessive internal heat flux build up and high PN junction temperature, and benefiting the converter's reliability and efficiency. The design of multiple-in-one hybrid integrated AC-switch module at high power ratings is enabled by using hybrid AC switch cells and aluminum nitride substrate structure.Type: ApplicationFiled: March 27, 2003Publication date: September 30, 2004Inventors: Jie Chang, X. Jing, Anhua Wang, Jiajia Zhang
-
Patent number: 6790713Abstract: A semiconductor device having a thyristor is manufactured and arranged in a manner that reduces or eliminates difficulties commonly experienced in the formation and implementation of such devices. According to an example embodiment of the present invention, a thyristor (e.g., a thin capacitively-coupled thyristor) is formed having some or all of the body of the thyristor formed inlayed in a semiconductor device substrate. A trench is provided in the substrate, and a semiconductor material is formed in the trench. One or more layers of material are formed in the trench and used to form a portion of a body of the thyristor. The thyristor is formed having adjacent regions of different polarity, wherein at least one of the adjacent regions includes a portion of the semiconductor material and at least one of the adjacent regions includes a portion of the substrate.Type: GrantFiled: September 9, 2002Date of Patent: September 14, 2004Assignee: T-Ram, Inc.Inventor: Andrew Horch
-
Patent number: 6787881Abstract: An integrated power device having a power transistor made up of a first diode and a second diode that are connected together in series between a collector region and emitter-contact region of the power transistor to define a common intermediate node, a control circuit including a high-voltage region bonded on the emitter-contact region (14) by means of an adhesive layer, and biasing circuit connected between the common intermediate node and the high-voltage region. The biasing circuit including a contact pad electrically connected to the common intermediate node, an electrical connection region that is in electrical contact with the high-voltage region (30), and a wire having a first end soldered on the contact pad and a second end soldered on said electrical connection region.Type: GrantFiled: January 4, 2002Date of Patent: September 7, 2004Assignee: STMicroelectronics S.r.l.Inventors: Romeo Letor, Antonino Torres, Leonardo Fragapane
-
Patent number: 6784515Abstract: A solid state device comprises a solid state material substrate; two adjacent semiconductor pockets on the substrate; and a gate layer less than 10 Angstroms thick. The gate layer has at least an atomically smooth bottom major surface, and is perfectly bonded onto the substrate to bridge a gap between the two semiconductor pockets.Type: GrantFiled: September 27, 2000Date of Patent: August 31, 2004Inventor: Chou H Li
-
Patent number: 6781161Abstract: A semiconductor device with two epitaxial layers formed on a substrate. The middle layer of epitaxial material can be formed thin and with an appropriate doping concentration to provide a low avalanche breakdown voltage with a negative resistance characteristic. The top layer of epitaxial material is doped with the same concentration as the substrate to provide a two-terminal thyristor device with symmetrical bidirectional operating characteristics.Type: GrantFiled: April 9, 2003Date of Patent: August 24, 2004Assignee: Teccor Electronics, LPInventors: Elmer L. Turner, Jr., Yong-Fa Alan Wang
-
Patent number: 6724043Abstract: There is disclosed a semiconductor device comprising: at least one cell comprising a base region (32) of a first conductivity type having disposed therein at least one emitter region (36a, 36b) of a second conductivity type; a first well region (22) of a second conductivity type; a second well region (2a) of a first conductivity type; a drift region (24) of a second conductivity type; a collector region (14) of a first conductivity type; a collector contact (16) in which each cell is disposed within the first well region (22) and the first well region (22) is disposed within the second well-region (20); the device further comprising: a first gate (61) disposed over a base region (32) so that a MOSFET channel can be formed between an emitter region (36a, 36b) and the first well region (22); the device further comprising: a second gate disposer over the second well region (20) so that a MOSFET channel can be formed between the first well region (22) and the drift region (24).Type: GrantFiled: August 22, 2002Date of Patent: April 20, 2004Assignee: De Montfort UniversityInventor: Sankara Narayanan Ekkanath Madathil
-
Patent number: 6686612Abstract: Parasitic current leakage from a thyristor-based semiconductor device is inhibited. According to an example embodiment of the present invention, a thyristor-based semiconductor device includes a thyristor body portion and a control port located in a substrate, the control port being adapted for capacitively coupling to the thyristor body portion for controlling current flow therein. The substrate further includes a doped circuit region separated by a channel region from another doped region of similar polarity in the substrate. The control port faces the channel region in the substrate, and the channel region is susceptible to current leakage in response to voltage pulses being applied to the control port for controlling current flow in the thyristor.Type: GrantFiled: October 1, 2002Date of Patent: February 3, 2004Assignee: T-Ram, Inc.Inventors: Andrew Horch, Scott Robins
-
Patent number: 6686613Abstract: A negative buffer layer and a positive collector layer are formed on a side of one surface of a semiconductor substrate. The positive collector layer is set to have a low dose amount and set shallow so that a low injection efficiency emitter structure is realized. Break down voltage of a power device is controlled by a thickness of a drift layer. A positive base layer, a negative emitter layer and a positive base contact layer are formed on a side of the other surface of the semiconductor substrate. A negative low resistant layer reduces a junction FET effect. An emitter electrode comes into contact with the negative emitter layer and the positive base contact layer. A collector electrode comes into contact with the positive collector layer. A gate electrode is formed on a gate insulating film above a channel region on a surface portion of the positive base layer.Type: GrantFiled: March 10, 2003Date of Patent: February 3, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Tomoko Matsudai, Hidetaka Hattori, Akio Nakagawa
-
Patent number: 6683330Abstract: A semiconductor device is formed including a substrate having an upper surface, a thyristor region in the substrate and a control port adapted for capacitively coupling to at least a portion of the thyristor region via a dielectric material. According to an example embodiment of the present invention, a trench is formed in the substrate and subsequently filled with materials including dielectric material and a control port. The control port is adapted for capacitively coupling to the thyristor via the dielectric material for controlling current flow in the thyristor (e.g., for causing an outflow of minority carriers from a portion of the thyristor for switching the thyristor from conducting state to a blocking state). A portion of the substrate adjacent to the upper surface is implanted with a species of ions, and the dielectric material via which the control port capacitively couples to the thyristor does not include the species of ions.Type: GrantFiled: October 1, 2002Date of Patent: January 27, 2004Assignee: T-Ram, Inc.Inventors: Andrew Horch, Scott Robins
-
Publication number: 20030234406Abstract: An internal potential generation circuit of an SDRAM includes a standby VDDS generation circuit which has a relatively low current driving force and which generates an internal power supply potential, and an active VDDS generation circuit which has a relatively high current driving force, which is activated during a period since an external power supply potential is applied until a negative potential reaches −0.5V, and an activation period, and which generates the internal power supply potential. Therefore, it is possible to stably raise the internal power supply potential without increasing a standby current when the power supply is turned on.Type: ApplicationFiled: October 24, 2002Publication date: December 25, 2003Applicants: Mitsubishi Denki Kabushiki Kaisha, Mitsubishi Electric Engineering Company LimitedInventors: Mihoko Akiyama, Fukashi Morishita
-
Patent number: 6666481Abstract: A semiconductor device is formed having a thyristor, a pass device and a conductive shunt that electrically connects an emitter region of the thyristor with a node near an upper surface of the substrate. In one example embodiment of the present invention, the conductive shunt is formed in a trench in a substrate and extending from an upper surface of the substrate to an emitter region of a vertical thyristor, with the emitter region being in the substrate and below the upper surface. In one implementation, the thyristor includes a thyristor body and a control port, with an N+ emitter region of the thyristor body being in the substrate and below and upper surface thereof. A pass device is formed adjacent to the thyristor, and the conductive shunt is formed in a trench extending from the N+ emitter region to a source/drain region of the pass device.Type: GrantFiled: October 1, 2002Date of Patent: December 23, 2003Assignee: T-Ram, Inc.Inventors: Andrew Horch, Scott Robins
-
Publication number: 20030201456Abstract: An insulated gate semiconductor device includes a first semiconductor layer of a first conductivity type. A plurality of second semiconductor layers of a second conductivity type selectively formed in a surface area of the first semiconductor layer. At least one third semiconductor layer of the first conductivity type is formed in a surface area of each of the second semiconductor layers. A fourth semiconductor layer is formed on a bottom of the first semiconductor layer. At least one fifth semiconductor layer of the second conductivity type is provided in the first semiconductor layer and connected to at least one of the plurality of second semiconductor layers. The fifth semiconductor layer has impurity concentration that is lower than that of the second semiconductor layers.Type: ApplicationFiled: December 18, 2002Publication date: October 30, 2003Inventors: Wataru Saitoh, Ichiro Omura, Satoshi Aida
-
Patent number: 6635906Abstract: A semiconductor high-voltage device comprising a voltage sustaining layer between a n+-region and a p+-region is provided, which is a uniformly doped n(or p)-layer containing a plurality of floating p(or n)-islands. The effect of the floating islands is to absorb a large part of the electric flux when the layer is fully depleted under a high reverse bias voltage so as the peak field is not increased when the doping concentration of voltage sustaining layer is increased. Therefore, the thickness and the specific on-resistance of the voltage sustaining layer for a given breakdown voltage can be much lower than those of a conventional voltage sustaining layer with the same breakdown voltage. By using the voltage sustaining layer of this invention, various high voltage devices can be made with better relation between specific on-resistance and breakdown voltage.Type: GrantFiled: October 17, 1997Date of Patent: October 21, 2003Assignee: Third Dimension (3D) SemiconductorInventor: Xingbi Chen
-
Patent number: 6627924Abstract: A memory system having a plurality of T-RAM cells arranged in an array is presented where each T-RAM cell has dual vertical devices and is fabricated over a SiC substrate. Each T-RAM cell has a vertical thyristor and a vertical transfer gate. The top surface of each thyristor is coplanar with the top surface of each transfer gate within the T-RAM array to provide a planar cell structure for the T-RAM array. A method is also presented for fabricating the T-RAM array having the vertical thyristors, the vertical transfer gates and the planar cell structure over the SiC substrate.Type: GrantFiled: April 30, 2001Date of Patent: September 30, 2003Assignee: IBM CorporationInventors: Louis L. Hsu, Li-Kong Wang
-
Patent number: 6605830Abstract: A power semiconductor device including first and second assembly units. The first assembly of units includes a first semiconductor region of a second conductivity type selectively formed in a first main surface of the first semiconductor layer, a second semiconductor region of the first conductivity type selectively formed in a surface of the first semiconductor region, a first gate insulation film formed in contact with at least the surface of the first semiconductor region between the second semiconductor region and the first semiconductor layer, and a first trench-type gate electrode formed on the first gate insulation film and arranged in parallel and extending through the first semiconductor region in a direction of depth thereof.Type: GrantFiled: September 20, 2001Date of Patent: August 12, 2003Assignee: Mitsubishi Denki KaishaInventor: Shigeru Kusunoki
-
Patent number: 6599781Abstract: A method of mass-producing a solid state device comprises supplying a solid state material substrate; providing two adjacent semiconductor pockets on the substrate; and forming a gate layer less than 3 to 40 Angstroms thick. The gate layer has atomically smooth major surfaces, and perfectly bonded onto the substrate to bridge a gap between the two semiconductor pockets.Type: GrantFiled: September 27, 2000Date of Patent: July 29, 2003Inventor: Chou H. Li
-
Publication number: 20030136974Abstract: An IGBT has a thick buffer region with increased doping to improve self-clamped inductive switching and device manufacture. A planar or trench gate IGBT has a buffer layer more than 25 microns thick. The buffer layer is doped high enough so that its carriers are more numerous than minority carriers, particularly at the transition between the N buffer & N drift region.Type: ApplicationFiled: January 18, 2002Publication date: July 24, 2003Inventors: Joseph A. Yedinak, Jack E. Wojslawowicz, Bernard J. Czeck, Robert D. Baran, Douglas Lange
-
Patent number: 6593600Abstract: A monolithic bidirectional switch formed in a semiconductor substrate of type N, including a first main vertical thyristor, the rear surface layer of which is of type P, a second main vertical thyristor, the rear surface layer of which is of type N, an auxiliary vertical thyristor, the rear surface layer of which is of type P and is common with that of the first main thyristor, a peripheral region of type P especially connecting the rear surface layer of the auxiliary thyristor to the layer of this thyristor located on the other side of the substrate, a first metallization on the rear surface side, a second metallization on the front surface side connecting the front surface layers of the first and second thyristors. An additional region has a function of isolating the rear surface of the auxiliary thyristor and the first metallization.Type: GrantFiled: August 8, 2000Date of Patent: July 15, 2003Assignee: STMicroelectronics S.A.Inventors: Franck Duclos, Jean-Michel Simonnet, Olivier Ladiray
-
Patent number: 6580142Abstract: A monolithic assembly includes vertical power semiconductor components formed throughout the thickness of a low doped semiconductive wafer of a first conductivity type, whose bottom surface is uniformly coated with a metallization. At least some of these components, so-called autonomous components, are formed in insulated sections of the substrate, whose lateral insulation is provided by a diffused wall of the second conductivity type and whose bottom is insulated through a dielectric layer interposed between the bottom surface of the substrate and the metallization.Type: GrantFiled: August 12, 1999Date of Patent: June 17, 2003Assignee: SGS-Thomson Microelectronics S.A.Inventor: Robert Pezzani
-
Patent number: 6559515Abstract: An insulating wall of a second conductivity type intended for separating elementary components formed in different wells of a semiconductive layer of a first conductivity type, a component located in one at least one of the wells being capable of operating with a high current density. The insulating wall includes at least two elementary insulating walls separated by a portion of the wafer material and, in operation, this portion is connected to a reference potential.Type: GrantFiled: September 7, 1999Date of Patent: May 6, 2003Assignee: STMicroelectronics S.A.Inventor: Franck Duclos
-
Patent number: 6541801Abstract: The holding voltage (the minimum voltage required for operation) of a triac is increased to a value that is greater than a dc bias on to-be-protected nodes. The holding voltage is increased by inserting a voltage drop between each p+ region and a to-be-protected node. As a result, the triac can be utilized to provide ESD protection to power supply pins.Type: GrantFiled: February 12, 2001Date of Patent: April 1, 2003Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper
-
Patent number: 6521919Abstract: A semiconductor device is composed a semiconductor substrate having a first conducting-type first semiconductor layer, a second conducting-type second semiconductor layer, a first conducting-type third semiconductor layer, a second conducting-type fourth semiconductor layer and a first conducting-type fifth semiconductor layer, a first main electrode for short-circuiting the first semiconductor layer and the second semiconductor layer, a second main electrode for short-circuiting the fourth semiconductor layer and the fifth semiconductor layer, and a control electrode provided on the third semiconductor layer. The first semiconductor layer and the second semiconductor layer form a joint. The second semiconductor layer and the third semiconductor layer form a joint. The third semiconductor layer and the fourth semiconductor layer form a joint. The fourth semiconductor layer and the fifth semiconductor layer form a joint.Type: GrantFiled: March 22, 2001Date of Patent: February 18, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Noritoshi Hirano, Katsumi Satoh, Yoshihiro Yamaguchi
-
Publication number: 20030020090Abstract: High quality epitaxial layers of monocrystalline materials can be grown overlying monocrystalline substrates such as large silicon wafers by forming a compliant substrate for growing the monocrystalline layers. Devices may be formed in the silicon wafer prior to growing the high quality epitaxial layers. Then, to achieve the formation of a compliant substrate, an accommodating buffer layer is grown on silicon wafer. The accommodating buffer layer is a layer of monocrystalline oxide spaced apart from the silicon wafer by an amorphous interface layer of silicon oxide. The amorphous interface layer dissipates strain and permits the growth of a high quality monocrystalline oxide accommodating buffer layer. The accommodating buffer layer is lattice matched to both the underlying silicon wafer and the overlying monocrystalline material layer. Compound devices are then formed on the overlying monocrystalline layer.Type: ApplicationFiled: July 25, 2001Publication date: January 30, 2003Applicant: MOTOROLA, INC.Inventors: Joseph P. Heck, David E. Bockelman, Robert E. Stengel
-
Patent number: 6504185Abstract: A compound semiconductor device is formed having a plurality of FETs exhibiting the same electrode ratio of a difference between a surface area of the active region and the combined overlapping surface area of the source and drain ohmic electrodes to the combined overlapping surface area of the source and drain ohmic electrodes. As such, precise control of a threshold voltage of the FETs is achieved. The compound semiconductor device is also formed so as to include a plurality of resistors having the same ratio of a difference between a surface area of the resistivity region and the combined overlapping surface area of the pair electrodes to the combined overlapping surface area of the pair electrodes. In this manner, a resistivity of the resistor is precisely controlled.Type: GrantFiled: June 5, 2001Date of Patent: January 7, 2003Assignee: Oki Electric Industry Co., Ltd.Inventor: Nobusuke Yamamoto
-
Publication number: 20030001169Abstract: The invention concerns a bidirectional electronic switch of the pulse-controlled bistable type comprising a monolithic semiconductor circuit including a vertical bidirectional switch structure (TR; ACS) provided with a gate terminal (G1), first (Th1) and second (Th2) thyristor structures whereof the anodes are formed on the front face side, the first thyristor anode region containing a supplementary P-type region (6), and a metallization (A1, A2) connected to the main surface of the front face of the vertical bidirectional component and to the second thyristor anode; a capacitor (C) connected to the first thyristor anode and to the second thyristor supplementary N-type region; and a switch (SW) for short-circuiting the capacitor.Type: ApplicationFiled: July 25, 2002Publication date: January 2, 2003Inventor: Jean-Michel Simonnet
-
Patent number: 6479841Abstract: A detector of the state (on or off) of a vertical power component formed in a lightly-doped semiconductor substrate of a first conductivity type having a front surface and a rear surface. The region corresponding to the power component is surrounded with an isolating wall of opposite type to that of the substrate. This state detector is formed outside of said region and is formed with a vertical detection component, the state of which is switched by parasitic charges propagating outside of the isolating wall when the power component is on.Type: GrantFiled: November 2, 2000Date of Patent: November 12, 2002Assignee: STMicroelectronics S.A.Inventor: Jean-Michel Simonnet
-
Patent number: 6472686Abstract: A Silicon Carbide (SiC) Gate Turn-Off (GTO) thyristor is formed of a substrate having at least three epi-layers provided thereon as first, second and third doped regions, respectively, and the substrate being a fourth doped region, wherein the at least four doped regions alternate between a p-type doping and an n-type doping, with the regions being at least partially overlaid. An anode is arranged on the first region, and a base is arranged on the second region. A controlling gate is arranged on the third region, and a cathode is arranged on the fourth region. A current divider divides the load current between the anode and the base. This reduces the voltage drop of a portion of the load current passing through the thyristor, allowing for the switching of higher current densities than in prior art thyristors, faster switching speeds and reduced junction temperatures.Type: GrantFiled: October 3, 2000Date of Patent: October 29, 2002Assignee: United States of America as represented by the Secretary of the ArmyInventor: Pankaj B. Shah
-
Patent number: 6469344Abstract: A semiconductor device is provided which includes a first p base region and a second p base region formed in one of opposite surface of a high-resistance n base region, a p collector region formed on the other surface of the n base region, an n emitter region formed in a surface layer of the first p base region, and a groove formed in the n base region between the first and second p base regions, to provide a trench gate electrode portion. The first and second p base regions are formed alternately in the Z-axis direction with certain spacing therebetween. The second p base region is held in a floating state in terms of the potential, thus assuring a reduced ON-resistance, and a large quantity of carriers present in the vicinity of the surface of the second p base region are quickly drawn away through a p channel upon turn-off, so that the turn-off time is reduced.Type: GrantFiled: December 15, 1999Date of Patent: October 22, 2002Assignee: Fuji Electric Co., Ltd.Inventors: Noriyuki Iwamuro, Yuichi Harada
-
Patent number: 6448587Abstract: A circuit incorporated IGBT is provided with a semiconductor substrate having an IGBT area and a circuit area which are adjacent to each other. In a semiconductor layer of one conductivity type in which a circuit element is formed in the circuit area, there is provided another semiconductor layer of another conductivity type which adjoins the circuit element and has an impurity concentration higher than that of the semiconductor layer of the one conductivity type. An electrode contacts the other semiconductor layer and is connected to an electrode of the IGBT. Carriers are ejected from the other semiconductor layer to the electrode of the IGBT, thereby making it possible to prevent an erroneous operation of the circuit.Type: GrantFiled: November 7, 2001Date of Patent: September 10, 2002Assignee: Hitachi, Ltd.Inventors: Yasuhiko Kohno, Mutsuhiro Mori, Junpei Uruno
-
Publication number: 20020117732Abstract: An integrated power device having a power transistor made up of a first diode and a second diode that are connected together in series between a collector region and emitter-contact region of the power transistor to define a common intermediate node, a control circuit including a high-voltage region bonded on the emitter-contact region (14) by means of an adhesive layer, and biasing circuit connected between the common intermediate node and the high-voltage region. The biasing circuit including a contact pad electrically connected to the common intermediate node, an electrical connection region that is in electrical contact with the high-voltage region (30), and a wire having a first end soldered on the contact pad and a second end soldered on said electrical connection region.Type: ApplicationFiled: January 4, 2002Publication date: August 29, 2002Applicant: STMicroelectronics S.r.l.Inventors: Romeo Letor, Antonino Torres, Leonardo Fragapane
-
Patent number: 6423987Abstract: With a self-protect thyristor, having a MOSFET (M1) that is connected in series with the thyristor and a second, self-controlled MOSFET (M2) between the p-base of the thyristor and the external cathode (KA), several unit cells for the thyristor are arranged parallel connected in a semiconductor wafer. The voltage at the series MOSFET (M1) functions as an indicator for the overcurrent and excess temperature, and an additional MOSFET (M4) is provided where source (region) is connected conducting to the source of the series MOSFET (M1), where drain is conductivity connected with the gate of the series MOSFET (M1) and where gate conductivity connected with the drain of the series MOSFET (M1). A resistance (Rg) is provided between the gate electrode (G1) of the series MOSFET (M1) and the gate (G) of the thyristor.Type: GrantFiled: April 19, 2000Date of Patent: July 23, 2002Assignee: Vishay Semiconductor GmbHInventors: Rainer Constapel, Heinrich Sciilangenotto, Shuming Xu
-
Publication number: 20020070388Abstract: The invention provides a PIN diode having a laterally extended I-region. The invention also provides a method of fabricating the inventive PIN diode compatible with modem RF technologies such as silicon-germanium BiCMOS processes.Type: ApplicationFiled: December 12, 2000Publication date: June 13, 2002Inventors: David R. Greenberg, Dale K. Jadus, Seshadri Subbanna, Keith M. Walter
-
Patent number: 6365932Abstract: A new and improved power MOS transistor having a protective diode with an increased breakdown voltage difference and less sheet resistivity is disclosed. In an up-drain type MOSFET, an n-type well layer has its top surface in which an elongated p-type base region is provided adjacent to a deep n+-type region (drain region). The p-type base region is formed so that it partly overlaps the deep n+ region. A p+-type region (p-type base region) is connected to a source electrode. A surge bypassing diode D1 is thus formed between the source and drain of the MOSFET.Type: GrantFiled: July 26, 2000Date of Patent: April 2, 2002Assignee: Denso CorporationInventors: Kenji Kouno, Shouji Mizuno
-
Patent number: 6323509Abstract: An emitter-side structure (2) is formed at an upper main surface of a silicon substrate (1), and an n-type buffer layer (3) is formed at a lower main surface thereof. A p-type collector layer (4) is formed in a main surface of the n-type buffer layer (3), and an n-type cathode region (6) is selectively formed in spaced apart relation with the p-type collector layer (4). A collector electrode (5p) of metal is formed in contact with the p-type collector layer (4), and a cathode electrode (5n) of metal is formed in contact with the n-type cathode region (6) and part of the n-type buffer layer (3). A diode (13) serving as a current suppressing device is connected between the cathode electrode (5n) and a collector terminal (c). A power semiconductor device including an IGBT and a free wheeling diode is reduced in size, and prevents device breakdown due to current concentration during the operation of the free wheeling diode incorporated in the IGBT.Type: GrantFiled: June 17, 1999Date of Patent: November 27, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shigeru Kusunoki
-
Patent number: 6242763Abstract: A low triggering voltage PD-SOI (Partially-Depleted Silicon-on-Insulator) electrostatic discharge (ESD) protection structure is disclosed.Type: GrantFiled: September 14, 1999Date of Patent: June 5, 2001Assignee: United Microelectronics Corp.Inventors: Shiao-Shien Chen, Tien-Hao Tang, Jih-Wen Chou, Mu-Chun Wang
-
Patent number: 6218709Abstract: An inexpensive semiconductor device in which an insulated gate bipolar transistor and a terminal, capable of drawing out a limited current or voltage from a collector of the insulated gate bipolar transistor, are mounted on a semiconductor substrate, and a semiconductor circuit using the same. The semiconductor device comprising an insulated gate bipolar transistor having a gate formed through a gate insulator on an n-type semiconductor layer formed on a p-type semiconductor substrate, and a thyristor, the thyrister comprising a p-type region where a p-type impurity diffuses over a part of the n-type semiconductor layer, an n-type region where an n-type impurity diffuses over a part of the p-type region, an emitter electrode formed contiguously to the n-type region, a base electrode formed contiguously to the p-type region, and a collector electrode which is used in common with the insulated gate bipolar transistor.Type: GrantFiled: June 7, 1999Date of Patent: April 17, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Yukio Yasuda
-
Patent number: 6188088Abstract: Electrostatic discharge protection for analog switches using silicon-controlled rectifiers. Two silicon-controlled rectifiers (SCRs) may be formed in a common isolation region of an integrated circuit. Each SCR has its gate and cathode coupled together so as to be self triggering. The SCRs are connected in parallel in reverse polarity and coupled between the analog switch input or output and ground. In normal switch operation, both SCRs will be off, though when the voltage of the protected switch connection exceed on of the supply rails, one of the SCRs will trigger, providing a low impedance connection to ground. Once the voltage returns to normal, the SCR will automatically release.Type: GrantFiled: July 8, 1999Date of Patent: February 13, 2001Assignee: Maxim Integrated Products, Inc.Inventor: Shankar Ramakrishnan
-
Patent number: 6169300Abstract: An Insulated Gate Bipolar Transistor includes a semiconductor substrate of a first conductivity type forming a first electrode of the device, a semiconductor layer of a second conductivity type superimposed over said substrate, a plurality of body regions of the first conductivity type formed in the semiconductor layer, a first doped region of the second conductivity type formed inside each body region, an insulated gate layer superimposed over portions of the semiconductor layer between the body regions and forming a control electrode of the device, a conductive layer insulatively disposed over the insulated gate layer and contacting each body region and each doped region formed therein, the conductive layer forming a second electrode of the device.Type: GrantFiled: March 4, 1998Date of Patent: January 2, 2001Assignee: SGS-Thomson Microelectronics S.r.l.Inventor: Leonardo Fragapane
-
Patent number: RE38953Abstract: The RBSOA of a device is improved. A gate electrode (10) is linked to a p base layer (4) which is formed in a cell region (CR), and a p semiconductor layer (13) is formed to surround the cell region (CR). An emitter electrode (11) is connected to a top surface of a side diffusion region (SD) of the p semiconductor layer (13) and to a top surface of a margin region (MR) which is adjacent to the side diffusion region (SD), through a contact hole (CH). Further, in these regions, an n+ emitter layer (5) is not formed. Most of avalanche holes (H) which are created in the vicinity of the side diffusion region (SD) when a high voltage is applied pass through the side diffusion region (SD), while some of the avalanche holes (H) pass through the margin region (MR) and are then ejected to the emitter electrode (11). Since there is no n+ emitter layer (5) in these paths, a flow of the holes (H) does not conduct a parasitic bipolar transistor. As a result of this, the RBSOA is improved.Type: GrantFiled: May 1, 2003Date of Patent: January 31, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hideki Takahashi