With Capacitor Electrodes Connection Portion Located Centrally Thereof (e.g., Fin Electrodes With Central Post) Patents (Class 257/308)
-
Patent number: 7413951Abstract: A method produces stacked capacitors for dynamic memory cells, in which a number of trenches (48) are formed in the masking layer (40), each trench (48) being arranged above a respective contact plug (26) and extending from the top (42) of the masking layer (40) to the contact plugs (26). A conductive layer (50) covers the side walls (49) of the trenches (48) and the contact plugs (26) in order to form a first electrode (60) of a stacked capacitor (12). In an upper region (63), which is remote from the contact stack (26), the conductive layer (50) is replaced by an insulating layer, so that it is not possible for a short circuit to arise in the event of any adhesion between adjacent electrodes.Type: GrantFiled: September 7, 2006Date of Patent: August 19, 2008Assignee: Qimonda AGInventors: Stephan Kudelka, Peter Moll, Stefan Jakschik, Odo Wunnicke
-
Patent number: 7388243Abstract: A self-aligned buried contact (BC) pair includes a substrate having diffusion regions; an oxide layer exposing a pair of diffusion regions formed on the substrate; bit lines formed between adjacent diffusion regions and on the oxide layer, each of the bit lines having bit line sidewall spacers formed on sidewalls thereof; a first interlayer dielectric (ILD) layer formed over the bit lines and the oxide layer; a pair of BC pads formed between adjacent bit lines and within the first ILD layer, each BC pad being aligned with one of the pair of exposed diffusion regions in the substrate; and a pair of capacitors, each of the pair of BC pads having one of the pair of capacitors formed thereon, wherein a pair of the bit line sidewall spacers is adjacent to each of the BC pads and the pair of bit line sidewall spacers has an asymmetrical shape.Type: GrantFiled: May 9, 2006Date of Patent: June 17, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Cheol-Ju Yun, Chang-Hyun Cho, Tae-Young Chung
-
Patent number: 7385241Abstract: Disclosed are a vertical-type capacitor and a formation method thereof. The capacitor includes a first electrode wall and a second electrode wall perpendicular to a semiconductor substrate, and at least one dielectric layer on the substrate to insulate the first electrode wall from the second electrode wall. The first electrode wall includes a plurality of first conductive layers and a plurality of first contacts, the plurality of first conductive layers being interconnected with each other by each of the plurality of first contacts. The second electrode wall includes a plurality of second conductive layers and a plurality of second contacts, the plurality of second conductive layers being interconnected with each other by each of the plurality of second contacts.Type: GrantFiled: December 28, 2005Date of Patent: June 10, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Chee Hong Choi
-
Patent number: 7382014Abstract: A semiconductor device with a capacitor includes a lower electrode, a dielectric and an upper electrode on the dielectric layer. The dielectric layer including more than one polycrystalline tantalum oxide layer and more than one separation layer, wherein the polycrystalline tantalum oxide layers and the separation layers are alternately stacked, while one of the polycrystalline tantalum oxide layers is a lowermost layer among the stacked layers.Type: GrantFiled: May 17, 2006Date of Patent: June 3, 2008Assignee: Elpida Memory, Inc.Inventor: Shinpei Iijima
-
Patent number: 7378739Abstract: A capacitor including a polysilicon layer doped with impurities to be conductive, a first dielectric layer formed on the polysilicon layer, a first conductive layer formed on the first dielectric layer, a second dielectric layer formed on the first conductive layer, and a second conductive layer formed on the first dielectric layer. The second conductive layer is coupled to the polysilicon layer.Type: GrantFiled: March 29, 2005Date of Patent: May 27, 2008Assignee: Samsung SDI Co., Ltd.Inventors: Won-Kyu Kwak, Keum-Nam Kim
-
Patent number: 7375376Abstract: A semiconductor display device with an interlayer insulating film in which surface levelness is ensured with a limited film formation time, heat treatment for removing moisture does not take long, and moisture in the interlayer insulating film is prevented from escaping into a film or electrode adjacent to the interlayer insulating film. A TFT is formed and then a nitrogen-containing inorganic insulating film that transmits less moisture compared to organic resin film is formed so as to cover the TFT. Next, organic resin including photosensitive acrylic resin is applied and an opening is formed by partially exposing the organic resin film to light. The organic resin film where the opening is formed, is then covered with a nitrogen-containing inorganic insulating film which transmits less moisture than organic resin film does.Type: GrantFiled: December 5, 2006Date of Patent: May 20, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Murakami, Masahiko Hayakawa, Kiyoshi Kato, Mitsuaki Osame, Takashi Hirosue, Saishi Fujikawa
-
Patent number: 7368344Abstract: Methods of reducing the floating body effect in vertical transistors are disclosed. The floating body effect occurs when an active region in a pillar is cut off from the substrate by a depletion region and the accompanying electrostatic potential created. In a preferred embodiment, a word line is recessed into the substrate to tie the upper active region to the substrate. The resulting memory cells are preferably used in dynamic random access memory (DRAM) devices.Type: GrantFiled: February 12, 2007Date of Patent: May 6, 2008Assignee: Micron Technology, Inc.Inventor: Gordon A Haller
-
Patent number: 7361950Abstract: A MIM capacitor is formed on a semiconductor substrate having a top surface and including regions formed in the surface selected from a Shallow Trench Isolation (STI) region and a doped well having exterior surfaces coplanar with the semiconductor substrate. A capacitor lower plate is either a lower electrode formed on the STI region in the semiconductor substrate or a lower electrode formed by a doped well formed in the top surface of the semiconductor substrate that may have a silicide surface. A capacitor HiK dielectric layer is formed on or above the lower plate. A capacitor second plate is formed on the HiK dielectric layer above the capacitor lower plate. A dual capacitor structure with a top plate may be formed above the second plate with vias connected to the lower plate protected from the second plate by sidewall spacers.Type: GrantFiled: September 12, 2005Date of Patent: April 22, 2008Assignee: International Business Machines CorporationInventors: Anil Kumar Chinthakindi, Douglas Duane Coolbaugh, Keith Edward Downes, Ebenezer E. Eshun, Zhong-Xiang He, Robert Mark Rassel, Anthony Kendall Stamper, Kunal Vaed
-
Patent number: 7355233Abstract: A multiple-gate transistor has an active region with a side that forms an interior angle with the base of the active region of less than 80°. A process for fabricating a FinFET includes the steps of etching a silicon-on-insulator wafer to form an active region, including the source, channel, and drain, with vertically angled sidewalls.Type: GrantFiled: May 12, 2004Date of Patent: April 8, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon-Jhy Liaw
-
Patent number: 7355234Abstract: A stacked capacitor formed in a capacitor hole includes a bottom electrode, capacitor insulation film and a top electrode. The bottom electrode includes a plurality of islands formed on an underlying insulating film, and a metallic film covering the islands on the underlying insulating film. The larger surface of the bottom electrode increases the capacitance of the stacked capacitor.Type: GrantFiled: January 4, 2006Date of Patent: April 8, 2008Assignee: Elpida Memory, Inc.Inventor: Akira Hoshino
-
Patent number: 7342314Abstract: The present invention provides a device having a useful structure which is arranged on a substrate and has a useful structure side edge. In addition, an auxiliary structure is arranged on the substrate adjacent to the useful structure, the auxiliary structure having an auxiliary structure side edge, wherein the useful structure side edge is opposite to the auxiliary structure side edge separated by a distance, and wherein the auxiliary structure useful structure distance is dimensioned such that a form of the useful structure side edge or a form of the substrate next to the useful structure side edge differs from a form in a device where there is no auxiliary structure.Type: GrantFiled: June 10, 2004Date of Patent: March 11, 2008Assignee: Infineon Technologies AGInventors: Jens Bachmann, Klaus Goller, Dirk Grueneberg, Reiner Schwab
-
Patent number: 7326990Abstract: A semiconductor device includes a first hydrogen barrier film, a capacitor device formed on the first hydrogen barrier film, and a second hydrogen barrier film formed to cover the capacitor device. The first and second hydrogen barrier films each contain at least one common type of atoms for allowing the first and second hydrogen barrier films to adhere to each other.Type: GrantFiled: March 3, 2006Date of Patent: February 5, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takumi Mikawa, Yuji Judai, Toshie Kutsunai
-
Patent number: 7319254Abstract: A semiconductor device having resistors in a peripheral area and fabrication method thereof are provided. A mold layer is formed on a semiconductor substrate. The mold layer is patterned to form first molding holes and a second molding hole in the mold layer. A storage node layer is formed on the mold layer as well as in the first and second molding holes. The storage node layer is patterned to form storage nodes in the first molding holes and a portion of a resistor in the second hole.Type: GrantFiled: August 2, 2004Date of Patent: January 15, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Hwa Kwak, Byung-Seo Kim
-
Patent number: 7298001Abstract: A three-dimensional capacitor structure has a first conductive layer, a second conductive layer disposed above the first conductive layer, and a plug layer disposed therebetween. The first conductive layer includes a plurality of grid units arranged in a matrix, where in odd rows of the matrix, a first conductive grid is located in each odd column, and a first circular hole is located in each even column. Additionally, a first conductive island is located within each first circular hole. The pattern of the second conductive grids, the second circular holes, and the second conductive island of the second conductive layer is mismatched with that of the first conductive layer. The plug layer has a plurality of plugs disposed in between each first conductive island and each second conductive grid, and in between each first conductive grid and each second conductive island.Type: GrantFiled: August 29, 2006Date of Patent: November 20, 2007Assignee: JMicron Technology Corp.Inventors: Li-Kuo Liu, Chien-Chia Lin
-
Patent number: 7298000Abstract: Container structures for use in integrated circuits and methods of their manufacture. The container structures have a dielectric cap on the top of a conductive container to reduce the risk of container-to-container shorting by insulating against bridging of conductive debris across the tops of adjacent container structures. The container structures are adapted for use in memory cells and apparatus incorporating such memory cells, as well as other integrated circuits.Type: GrantFiled: July 17, 2006Date of Patent: November 20, 2007Assignee: Micron Technology, Inc.Inventors: Gurtej Singh Sandhu, Alan R. Reinberg
-
Patent number: 7288805Abstract: A double-gated fin-type field effect transistor (FinFET) structure has electrically isolated gates. In a method for manufacturing the FinFET structure, a fin, having a gate dielectric on each sidewall corresponding to the central channel region, is formed over a buried oxide (BOX) layer on a substrate. Independent first and second gate conductors on either sidewall of the fin are formed and include symmetric multiple layers of conductive material. An insulator is formed above the fin by either oxidizing conductive material deposited on the fin or by removing conductive material deposited on the fin and filling in the resulting space with an insulating material. An insulating layer is deposited over the gate conductors and the insulator. A first gate contact opening is etched in the insulating layer above the first gate. A second gate contact opening is etched in the BOX layer below the second gate.Type: GrantFiled: February 24, 2005Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7265405Abstract: One (or more) contacts are produced on one or more active areas of a semiconductor wafer, it being possible for one or more isolated control lines to be arranged on the active areas with which contact is to be made. The control lines may, for example, be gate lines. The semiconductor component is fabricated in the following way: application of a polysilicon layer to the semiconductor wafer, patterning of the polysilicon layer, in order to produce a polysilicon contact above the active area, the polysilicon contact at least partly covering the two control lines, application of a first insulator layer to the semiconductor wafer, with the polysilicon contact being embedded, partial removal of the first insulator layer, so that at least the upper surface of the polysilicon contact is uncovered, and application of a metal layer to the semiconductor wafer in order to make electrical contact with the polysilicon contact.Type: GrantFiled: January 9, 2004Date of Patent: September 4, 2007Assignee: Infineon Technologies AGInventors: Kae-Horng Wang, Ralf Staub, Matthias Krönke
-
Patent number: 7250645Abstract: A fin field effect transistor (FinFET) includes a reversed T-shaped fin. The FinFET further includes source and drain regions formed adjacent the reversed T-shaped fin. The FinFET further includes a dielectric layer formed adjacent surfaces of the fin and a gate formed adjacent the dielectric layer.Type: GrantFiled: January 22, 2004Date of Patent: July 31, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Haihong Wang, Shibly S. Ahmed, Ming-Ren Lin, Bin Yu
-
Publication number: 20070170488Abstract: A capacitor of a semiconductor device and a method for fabricating the same may be provided. The method may include forming an interlayer insulation layer, an etch stop layer, and/or a sacrificial insulation layer on a semiconductor substrate, patterning the interlayer insulation layer, the etch stop layer, and/or the sacrificial insulation layer to form a contact hole exposing a desired or predetermined region of the semiconductor substrate, filling the contact hole to form a contact plug, removing the sacrificial insulation layer to expose an upper portion of the contact plug, and/or forming a dielectric layer and/or a top electrode on the exposed upper portion of the contact plug.Type: ApplicationFiled: January 22, 2007Publication date: July 26, 2007Inventors: Mi-Young Ryu, Hee-Il Chae
-
Patent number: 7247902Abstract: A semiconductor device comprises a first metal layer, which comprises a buried metal layer connected to a diffusion layer within a substrate or to a lower-layer wiring. A first metal wiring layer, a second metal layer having a buried metal layer, and a second metal wiring layer are sequentially connected. Within a groove passing through insulating layers sandwiching the metal wiring layer from above and below the same as well as on one of the insulating layers there is formed a capacitive element C.Type: GrantFiled: May 5, 2005Date of Patent: July 24, 2007Assignee: Sony CorporationInventor: Keiichi Ohno
-
Patent number: 7244982Abstract: A semiconductor device has a capacitive element including a first conductive film formed on the bottom and wall surfaces of an opening formed in an insulating film on a substrate, a dielectric film formed on the first conductive film, and a second conductive film formed on the dielectric film. The dielectric film of the capacitive element is crystallized. The first and second conductive films are made of a polycrystal of an oxide, a nitride or an oxynitride of a noble metal.Type: GrantFiled: July 18, 2006Date of Patent: July 17, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinya Natsume, Shinichiro Hayashi
-
Patent number: 7230287Abstract: Disclosed herein is a structure with two different type tri-gate MOSFETs formed on the same substrate. Each MOSFET comprises a fin with optimal mobility for the particular type of MOSFET. Due to the processes used to form fins with different crystalline orientations on the same substrate, one of the MOSFETs has a fin with a lower mobility top surface. To inhibit inversion of the top surface, this MOSFET has a gate dielectric layer with a thicker region on the top surface than it does on the opposing sidewall surfaces. Additionally, several techniques for forming the thicker region of the gate dielectric layer are also disclosed.Type: GrantFiled: August 10, 2005Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7227215Abstract: According to some embodiments, a capacitor includes a storage conductive pattern, a storage electrode having a complementary member enclosing a storage conductive pattern so as to complement an etch loss of the storage electrode, a dielectric layer disposed on the storage electrode, and a plate electrode disposed on the dielectric layer. Because the complementary member compensates for the etch loss of the storage electrode during several etching processes, the deterioration of the structural stability of the storage electrode may be prevented. Additionally, because the complementary member is formed on an upper portion of the storage electrode, the storage electrode may have a sufficient thickness to enhance the electrical characteristics of the capacitor that includes the storage electrode.Type: GrantFiled: November 23, 2004Date of Patent: June 5, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Je-Min Park, Jin-Jun Park
-
Patent number: 7227183Abstract: An apparatus and method is disclosed for determining polysilicon conductor width for 3-dimensional field effect transistors (FinFETs). Two or more resistors are constructed using a topology in which polysilicon conductors are formed over a plurality of silicon “fins”. A first resistor has a first line width. A second resistor has a second line width. The second line width is slightly different than the first line width. Advantageously, the first line width is equal to the nominal design width used to make FET gates in the particular semiconductor technology. Resistance measurements of the resistors and subsequent calculations using the resistance measurements are used to determine the actual polysilicon conductor width produced by the semiconductor process. A composite test structure not only allows calculation of the polysilicon conductor width, but provides proof that differences in the widths used in the calculations do not introduce objectionable etching characteristics of the polysilicon conductors.Type: GrantFiled: September 17, 2004Date of Patent: June 5, 2007Assignee: International Business Machines CorporationInventors: Richard Lee Donze, William Paul Hovis, Terrance Wayne Kueper, John Edward Sheets, II, Jon Robert Tetzloff
-
Patent number: 7227214Abstract: A lower electrode of a capacitor element and a wiring are formed in a wiring layer that is one layer below an uppermost wiring layer. Subsequently, after the formation of a capacitance insulating film, a TiN film is formed on the entire surface thereof, and then the TiN film is patterned, thereby forming an upper electrode of a capacitor element and a lead wiring for electrically connecting the upper electrode to a wiring of a third wiring layer. Furthermore, in the uppermost layer, a shield is formed covering the upper portion of the capacitor element.Type: GrantFiled: April 2, 2002Date of Patent: June 5, 2007Assignee: Fujitsu LimitedInventors: Osamu Kobayashi, Akiyoshi Watanabe
-
Patent number: 7224015Abstract: The invention concerns a method which consists in forming on a substrate (1) coated with a dielectric material layer (3) provided with a window (3a), a stack of successive layers alternately of germanium or SiGe alloy (4, 6, 8) and polycrystalline silicon (5, 7, 9); selective partial elimination of the germanium or SiGe alloy layers, to form an tree-like structure; forming a thin layer of dielectric material (10) on the tree-like structure; and coating the tree-like structure with polycrystalline silicon (11). The invention is useful for making dynamic random-access memories.Type: GrantFiled: November 10, 2000Date of Patent: May 29, 2007Assignee: STMicroelectronics SAInventors: Thomas Skotnicki, Malgorzata Jurczak, Catherine Mallardeau
-
Patent number: 7221013Abstract: A semiconductor device includes: an insulating underlying layer of which surface portion has a concave portion; a lower electrode formed on the underlying layer along the inner face of the concave portion; a capacitor insulating film formed on the lower electrode and made of a high-dielectric or a ferroelectric subjected to thermal treatment for crystallization; and an upper electrode formed on the capacitor insulating film. The lower electrode and the upper electrode are made of a material that generates tensile stress in the thermal treatment for the capacitor insulating film, and the upper end part of the side wall and the corner part at the bottom face of the concave portion of the underlying layer are rounded.Type: GrantFiled: August 12, 2004Date of Patent: May 22, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoru Goto, Yoshihisa Nagano
-
Patent number: 7214981Abstract: Semiconductor devices are provided with double-sided hemispherical silicon grain (HSG) electrodes for container capacitors. In an embodiment, container capacitors for a semiconductor device have a cup-shaped bottom electrode with an interior surface including HSG polysilicon and an exterior surface including smooth polysilicon. A barrier layer may be formed within the container that defines the container capacitor.Type: GrantFiled: July 23, 2004Date of Patent: May 8, 2007Assignee: Micron Technology, Inc.Inventor: Lingyi A. Zheng
-
Patent number: 7199419Abstract: Methods of reducing the floating body effect in vertical transistors are disclosed. The floating body effect occurs when an active region in a pillar is cut off from the substrate by a depletion region and the accompanying electrostatic potential created. In a preferred embodiment, a word line is recessed into the substrate to tie the upper active region to the substrate. The resulting memory cells are preferably used in dynamic random access memory (DRAM) devices.Type: GrantFiled: December 13, 2004Date of Patent: April 3, 2007Assignee: Micron Technology, Inc.Inventor: Gordon A. Haller
-
Patent number: 7199418Abstract: Hetero-structure semiconductor devices having first and second-type semiconductor junctions are disclosed. The hetero-structures are incorporated into pillar and rail-stack memory circuits improving the forward-to-reverse current ratios thereof.Type: GrantFiled: September 25, 2002Date of Patent: April 3, 2007Assignee: San Disk 3D LLCInventor: Thomas H. Lee
-
Patent number: 7199415Abstract: Container structures for use in integrated circuits and methods of their manufacture. The container structures have a dielectric cap on the top of a conductive container to reduce the risk of container-to-container shorting by insulating against bridging of conductive debris across the tops of adjacent container structures. The container structures are adapted for use in memory cells and apparatus incorporating such memory cells, as well as other integrated circuits.Type: GrantFiled: August 31, 2004Date of Patent: April 3, 2007Assignee: Micron Technology, Inc.Inventors: Gurtej Singh Sandhu, Alan R. Reinberg
-
Patent number: 7193263Abstract: An electronic component and method of production thereof is presented. The electronic component includes a first insulation layer, an upper metal layer on the first insulation layer, an electrically conductive structure integrated into the first insulation layer and formed as a capacitor with a first metal strip sequence, and a second metal strip sequence. Each of the first and second sequences are arranged congruently one above another and are connected to one another by via connections. The second sequence is arranged on both sides of the first sequence at identical lateral distances. The metal strips of the first and second sequences are arranged at the same level and are connected to different electrical potentials. The electrically conductive structure mechanically stabilizes the insulation layer under the action of mechanical force such as bonding of the upper metal layer or mounting of the electronic component.Type: GrantFiled: April 19, 2005Date of Patent: March 20, 2007Assignee: Infineon Technologies AGInventor: Hans-Joachim Barth
-
Patent number: 7187026Abstract: Disclosed is a semiconductor device comprising a semiconductor substrate, a capacitor structure formed above the semiconductor substrate and comprising a first electrode, a second electrode provided below the first electrode, a third electrode provided below the second electrode, a first dielectric film provided between the first electrode and the second electrode, and a second dielectric film provided between the second electrode and the third electrode, an insulating film covering the capacitor structure and having a first hole reaching the first electrode, a second hole reaching the second electrode, and a third hole reaching the third electrode, a first conductive connection electrically connecting the first electrode and the third electrode and having portions buried in the first and third holes, and a second conductive connection formed-separately from the first conductive connection and having a portion buried in the second hole.Type: GrantFiled: November 26, 2003Date of Patent: March 6, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Masahiro Kiyotoshi
-
Patent number: 7180122Abstract: A semiconductor device includes a first hydrogen barrier film, a capacitor device formed on the first hydrogen barrier film, and a second hydrogen barrier film formed to cover the capacitor device. The first and second hydrogen barrier films each contain at least one common type of atoms for allowing the first and second hydrogen barrier films to adhere to each other.Type: GrantFiled: April 14, 2004Date of Patent: February 20, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takumi Mikawa, Yuji Judai, Toshie Kutsunai
-
Patent number: 7180120Abstract: Semiconductor devices having a dual stacked MIM capacitor and methods of fabricating the same are disclosed. The semiconductor device includes a dual stacked MIM capacitor formed on the semiconductor substrate. The dual stacked MIM capacitor includes a lower plate positioned, an upper plate electrically connected to the lower plate and positioned above the lower plate, and an intermediate plate interposed between the lower plate and the upper plate. An upper interconnection line is positioned at the same level as the upper plate. The upper interconnection line is electrically connected to the intermediate plate. As a result, the upper plate may be formed by a damascene process.Type: GrantFiled: February 2, 2005Date of Patent: February 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Seok-Jun Won
-
Patent number: 7180160Abstract: A MRAM storage device comprises a substrate, on/above of which a plurality of word lines, a plurality of bit lines, a plurality of memory cells, and a plurality of isolation diodes are provided. Each memory cell forms a resistive cross point of one word line and one bit line, respectively. Each memory cell is connected to one isolation diode such that a unidirectional conductive path is formed from a word line to a bit line via the corresponding memory cell, respectively. The substrate, at least a part of the word lines or at least a part of the bit lines, and the isolation diodes are realized as one common monocrystal semiconductor block.Type: GrantFiled: July 30, 2004Date of Patent: February 20, 2007Assignees: Infineon Technologies AG, Altis SemiconductorInventors: Richard Ferrant, Daniel Braun, Pascal Louis
-
Patent number: 7151291Abstract: The invention encompasses DRAM constructions, capacitor constructions, integrated circuitry, and methods of forming DRAM constructions, integrated circuitry and capacitor constructions. The invention encompasses a method of forming a capacitor wherein: a) a first layer is formed; b) a semiconductive material masking layer is formed over the first layer; c) an opening is etched through the masking layer and first layer to a node; d) a storage node layer is formed within the opening and in electrical connection with the masking layer; e) a capacitor storage node is formed from the masking layer and the storage node layer; and f) a capacitor dielectric layer and outer capacitor plate are formed operatively proximate the capacitor storage node.Type: GrantFiled: March 7, 2005Date of Patent: December 19, 2006Assignee: Micron Technology, Inc.Inventors: Kunal R. Parekh, John K. Zahurak
-
Patent number: 7151289Abstract: A ferroelectric capacitor including a bottom electrode which has a projecting portion, a top electrode, a ferroelectric layer and a dielectric layer formed between the bottom electrode and the top electrode. The dielectric layer is formed on a peripheral area of the bottom electrode. The ferroelectric layer is formed on the dielectric layer and on the projecting portion of the bottom electrode. As a result, a damaged layer which is formed during an etching process occurs at the ineffective area of the ferroelectric capacitor.Type: GrantFiled: February 2, 2004Date of Patent: December 19, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshio Ito
-
Patent number: 7148536Abstract: A method of forming memory circuitry having a memory array having a plurality of memory capacitors and having peripheral memory circuitry operatively configured to write to and read from the memory array, includes forming a dielectric well forming layer over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. An array of memory cell capacitors is formed within the well. The peripheral memory circuitry is formed laterally outward of the well forming layer memory array well. In one implementation, memory circuitry includes a semiconductor substrate. A plurality of word lines is received over the semiconductor substrate. An insulative layer is received over the word lines and the substrate. The insulative layer has at least one well formed therein. The well has a base received over the word lines. The well peripherally defines an outline of a memory array area.Type: GrantFiled: December 8, 2003Date of Patent: December 12, 2006Assignee: Micron Technology, Inc.Inventor: Belford T. Coursey
-
Patent number: 7122871Abstract: Integrated circuit field effect transistors include an integrated circuit substrate and a fin that projects away from the integrated circuit substrate, extends along the integrated circuit substrate, and includes a top that is remote from the integrated circuit substrate. A channel region is provided in the fin that is doped a conductivity type and has a higher doping concentration of the conductivity type adjacent the top than remote from the top. A source region and a drain region are provided in the fin on opposite sides of the channel region, and an insulated gate electrode extends across the fin adjacent the channel region. Related fabrication methods also are described.Type: GrantFiled: March 16, 2004Date of Patent: October 17, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-Hyung Lee, Byeong-Chan Lee, Si-Young Choi, Taek-Jung Kim, Yong-Hoon Son, In-Soo Jung
-
Patent number: 7122856Abstract: The capacitor has a capacitor dielectric formed, in particular, as a high-?-dielectrical or ferroelectrical layer. A barrier layer is formed of a compound of a transition element with phosphorus, sulfur or arsenic. The barrier layer is underneath the capacitor dielectric. The barrier layer is oxygen-impermeable and thus prevents the oxidation of deep structures during high-temperature processes, in particular during the production of the capacitor dielectric.Type: GrantFiled: September 25, 1998Date of Patent: October 17, 2006Assignee: Infineon Technologies AGInventor: Frank Hintermaier
-
Patent number: 7122888Abstract: A semiconductor device is arranged so as to include (i) a wire L1, connected directly to an LSI chip, which serves as a VGL wire for supplying a voltage VGL to the LSI chip, and (ii) a wire LB1 connected not directly to but to one of a pair of electrodes of a capacitor provided between the wire LB1 and a voltage VGH wire, each of the wire L1 and the wire LB1 including a voltage input terminal. This arrangement provides (i) a semiconductor device, including a built-in capacitor, which makes it possible to shorten time required in an electrical screening test (final test) so as to reduce cost, and (ii) an electrical inspection method of the semiconductor device.Type: GrantFiled: March 29, 2005Date of Patent: October 17, 2006Assignee: Sharp Kabushiki KaishaInventors: Ichiro Egawa, Yukihisa Orisaka
-
Patent number: 7112840Abstract: The present invention relates to a semiconductor memory device and a method for fabricating the same. Particularly, the semiconductor memory device includes at least more than two capacitors to decrease the thickness of an insulation layer and increase the size of each capacitor, wherein the thickness of the insulation layer and the size of the capacitor are factors for increasing parasitic capacitance and leakage currents. Also, the two capacitors are arranged diagonally, thereby widening the width of each capacitor formed. Furthermore, in case of forming the double capacitors according to the preferred embodiment of the present invention, an additional reticle is not required to form the contact holes for each capacitor due to their inverted disposition relationship.Type: GrantFiled: December 22, 2005Date of Patent: September 26, 2006Assignee: Hynix Semiconductor Inc.Inventors: Seo-Min Kim, Cheol-Kyu Bok
-
Patent number: 7109545Abstract: A capacitor for use in integrated circuits comprises a layer of conductive material. The layer of conductive material including at least a first portion and a second portion, wherein the first portion and the second portion are arranged in a predetermined pattern relative to one another to provide a maximum amount of capacitance per semiconductor die area.Type: GrantFiled: December 13, 2002Date of Patent: September 19, 2006Assignee: Micron Technology, Inc.Inventors: R. Jacob Baker, Kurt D. Beigel
-
Patent number: 7105884Abstract: A method of forming memory circuitry having a memory array having a plurality of memory capacitors and having peripheral memory circuitry operatively configured to write to and read from the memory array, includes forming a dielectric well forming layer over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. An array of memory cell capacitors is formed within the well. The peripheral memory circuitry is formed laterally outward of the well forming layer memory array well. In one implementation, memory circuitry includes a semiconductor substrate. A plurality of word lines is received over the semiconductor substrate. An insulative layer is received over the word lines and the substrate. The insulative layer has at least one well formed therein. The well has a base received over the word lines. The well peripherally defines an outline of a memory array area.Type: GrantFiled: March 15, 2001Date of Patent: September 12, 2006Assignee: Micron Technology, Inc.Inventor: Belford T. Coursey
-
Patent number: 7098497Abstract: A semiconductor device includes a MOS transistor, interlayer dielectric film, first and second high-dielectric-constant films, and first and second conductive films. The MOS transistor is formed on a semiconductor substrate. The interlayer dielectric film is formed on the semiconductor substrate so as to cover the MOS transistor. The first high-dielectric-constant film is formed on the interlayer dielectric film and has an opening portion that reaches the interlayer dielectric film. The first conductive film contains a metal element and is formed to be partially embedded in the opening portion. The second high-dielectric-constant film is formed on the first conductive film. The second conductive film is formed on the second high-dielectric-constant film.Type: GrantFiled: June 23, 2004Date of Patent: August 29, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Yoshiaki Fukuzumi
-
Patent number: 7098502Abstract: A transistor (10) is formed having three separately controllable gates (44, 42, 18). The three gate regions may be electrically biased differently and the gate regions may have different conductivity properties. The dielectrics on the channel sidewall may be different than the dielectrics on the top of the channel. Electrical contacts to source, drain and the three gates is selectively made. By including charge storage layers, such as nanoclusters, adjacent the transistor channel and controlling the charge storage layers via the three gate regions, both volatile and non-volatile memory cells are realized using the same process to create a universal memory process. When implemented as a volatile cell, the height of the transistor and the characteristics of channel sidewall dielectrics control the memory retention characteristics. When implemented as a nonvolatile cell, the width of the transistor and the characteristics of the overlying channel dielectrics control the memory retention characteristics.Type: GrantFiled: November 10, 2003Date of Patent: August 29, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Leo Mathew, Ramachandran Muralidhar
-
Patent number: 7064413Abstract: A method of forming a Fin structure including a resistor present in the thin vertically oriented semiconductor body is provided. The method includes the steps of forming at least one vertically-oriented semiconductor body having exposed vertical surfaces on a substrate; implanting dopant ions into the exposed vertical surfaces of the at least one semiconductor body off-axis at a concentration and energy sufficient to penetrate into the exposed vertical surfaces of the at least one semiconductor body without saturation; and forming contacts to the at least one semiconductor body. The present invention is directed to a Fin structure which includes a resistor present within the thin vertically oriented semiconductor body.Type: GrantFiled: February 9, 2004Date of Patent: June 20, 2006Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Patent number: 7056786Abstract: A self-aligned buried contact (BC) pair includes a substrate having diffusion regions; an oxide layer exposing a pair of diffusion regions formed on the substrate; bit lines formed between adjacent diffusion regions and on the oxide layer, each of the bit lines having bit line sidewall spacers formed on sidewalls thereof; a first interlayer dielectric (ILD) layer formed over the bit lines and the oxide layer; a pair of BC pads formed between adjacent bit lines and within the first ILD layer, each BC pad being aligned with one of the pair of exposed diffusion regions in the substrate; and a pair of capacitors, each of the pair of BC pads having one of the pair of capacitors formed thereon, wherein a pair of the bit line sidewall spacers is adjacent to each of the BC pads and the pair of bit line sidewall spacers has an asymmetrical shape.Type: GrantFiled: January 23, 2004Date of Patent: June 6, 2006Assignee: Samsung Electronics Co., LTDInventors: Cheol-Ju Yun, Chang-Hyun Cho, Tae-Young Chung
-
Patent number: 7053432Abstract: A capacitor fabrication method may include forming a first capacitor electrode over a substrate and atomic layer depositing an insulative barrier layer to oxygen diffusion over the first electrode. A capacitor dielectric layer may be formed over the first electrode and a second capacitor electrode may be formed over the dielectric layer. The barrier layer may include Al2O3. A capacitor fabrication method may also include forming a first capacitor electrode over a substrate, chemisorbing a layer of a first precursor at least one monolayer thick over the first electrode, and chemisorbing a layer of a second precursor at least one monolayer thick on the first precursor layer. A chemisorption product of the first and second precursors may be comprised by a layer of an insulative barrier material. The first precursor may include H2O and the second precursor may include trimethyl aluminum.Type: GrantFiled: June 14, 2001Date of Patent: May 30, 2006Assignee: Micron Technology, Inc.Inventors: Garo J. Derderian, Gurtej S. Sandhu