With Floating Gate Electrode Patents (Class 257/315)
- With irregularities on electrode to facilitate charging or discharging of floating electrode (Class 257/317)
- Additional control electrode is doped region in semiconductor substrate (Class 257/318)
- Plural additional contacted control electrodes (Class 257/319)
- With thin insulator region for charging or discharging floating electrode by quantum mechanical tunneling (Class 257/321)
- With charging or discharging by control voltage applied to source or drain region (e.g., by avalanche breakdown of drain junction) (Class 257/322)
-
Patent number: 10971519Abstract: A non-volatile memory structure including a substrate, a stacked structure, a conductive pillar, a channel layer, a charge storage structure, and a second dielectric layer is provided. The stacked structure is disposed on the substrate and has an opening. The stacked structure includes first conductive layers and first dielectric layers alternately stacked. The conductive pillar is disposed in the opening. The channel layer is disposed between the stacked structure and the conductive pillar. The charge storage structure is disposed between the stacked structure and the channel layer. The second dielectric layer is disposed between the channel layer and the conductive pillar. The non-volatile memory structure can effectively improve the electrical performance and the reliability of the memory device.Type: GrantFiled: July 10, 2019Date of Patent: April 6, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Zih-Song Wang, Chen-Liang Ma
-
Patent number: 10964370Abstract: A Provided is a semiconductor storage element that includes a memory cell transistor including a gate insulator film at least partially including ferroelectric material, and a selection transistor provided in such a manner that one of a source or a drain is connected with a gate electrode of the memory cell transistor via a connection layer, and a gate insulator film faces the gate insulator film of the memory cell transistor in a layer stack direction across the connection layer.Type: GrantFiled: September 7, 2017Date of Patent: March 30, 2021Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Masanori Tsukamoto
-
Patent number: 10962501Abstract: A floating gate based sensor apparatus includes at least two separate electrical bias components with respect to a floating gate based sensor surface within the floating gate based sensor apparatus. By including the at least two electrical bias components, the floating gate based sensor apparatus provides enhanced capabilities for biomaterial and non-biomaterial detection and manipulation while using the floating gate based sensor apparatus.Type: GrantFiled: June 3, 2019Date of Patent: March 30, 2021Assignee: Cornell UniversityInventors: Krishna Jayant, Edwin C. Kan
-
Patent number: 10964687Abstract: A fin field effect transistor (FinFET) ESD device is disclosed. The device may include: a substrate; a silicon-controlled rectifier (SCR) over the substrate, the SCR including: a p-well region over the substrate; an n-well region laterally abutting the p-well region over the substrate; a first P+ doped region over the p-well region; a first N+ doped region over the p-well region; and a second N+ doped region over the p-well region; and a Schottky diode electrically coupled to the n-well region, wherein the Schottky diode spans the n-well region and the p-well region, and wherein the Schottky diode controls electrostatic discharge (ESD) between the second N+ doped region and the n-well region.Type: GrantFiled: February 8, 2017Date of Patent: March 30, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Chien-Hsin Lee, Mahadeva Iyer Natarajan, Manjunatha Prahbu
-
Patent number: 10964709Abstract: A method for integrating a stack of fins to form an electrically erasable programmable read-only memory (EEPROM) device is presented. The method includes forming a stack of at least a first fin structure and a second fin structure over a semiconductor substrate, forming a sacrificial gate straddling the stack of at least the first fin structure and the second fin structure, forming a first conductivity type source/drain region to the first fin structure, and forming a second conductivity type source/drain to the second fin structure. The method further includes removing the sacrificial gate to form a gate opening, and forming a single floating gate in communication with a channel for each of the first and second fin structures.Type: GrantFiled: March 13, 2019Date of Patent: March 30, 2021Assignee: International Business Machines CorporationInventors: Karthik Balakrishnan, Pouya Hashemi, Tak H. Ning, Alexander Reznicek
-
Patent number: 10950614Abstract: A single poly non-volatile memory device that includes: a first type lower well; first and second wells separately formed in an upper portion of the first type lower well; a source electrode, a selection transistor, a sensing transistor, and a drain electrode sequentially disposed in an upper portion of the first well. A control gate is formed in an upper portion of the second well with separated on an opposite side of the source electrode from the first well and connected to the gate of the sensing transistor.Type: GrantFiled: August 17, 2020Date of Patent: March 16, 2021Assignee: Key Foundry Co., Ltd.Inventors: Su Jin Kim, Hye Jin Yoo
-
Patent number: 10937786Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to gate cut structures and methods of manufacture. The structure includes: a plurality of gate structures comprising source and drain regions and sidewall spacers comprised of different dielectric materials; and contacts connecting to the source and drain regions and isolated from the gate structures by the different dielectric materials.Type: GrantFiled: September 18, 2018Date of Patent: March 2, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Hui Zang, Ruilong Xie, Laertis Economikos
-
Patent number: 10916417Abstract: A pre-processing method, a method for forming a metal silicide and a semiconductor processing apparatus are disclosed by the present invention. In the pre-processing method, a plasma etching process is performed on a semiconductor structure including a substrate. A first conductive portion and an isolation spacer covering a side surface of the first conductive portion are formed on a surface of an active area in the substrate. In the plasma etching process, a bias voltage applied to a surface of the semiconductor structure is adjusted by adjusting power outputs of two RF sources and is not lower than 150 V. In the metal silicide formation method, after a semiconductor structure including a first conductive portion and a second conductive portion is pre-processed in the manner as described above, a metal film is deposited thereon and annealed to result in the formation of the metal silicide.Type: GrantFiled: June 16, 2020Date of Patent: February 9, 2021Assignee: NEXCHIP SEMICONDUCTOR CORPORATIONInventors: Chih-Hsien Huang, Xiaodong Liu, Jian-Zhi Fang, Chen-Hao Liu
-
Patent number: 10910393Abstract: A memory device comprises a plurality of stacks of word lines alternating with insulating strips, the stacks being separated by trenches, the word lines extending in a first direction. A plurality of columns of vertical conductive structures is disposed in the trenches between adjacent stacks. Multi-layer films of memory material and channel material are disposed on sidewalls of word lines on at least one side of the trenches between adjacent vertical conductive structures in the plurality of vertical conductive structure, the channel material in ohmic contact with the vertical conductive structures. At locations of vertical conductive structures in the plurality of vertical conductive structures, the sidewalls of the word lines are recessed between insulating strips in the stacks to form recesses on the sidewalls of the word lines to isolate the word lines from vertical conductive structures.Type: GrantFiled: April 25, 2019Date of Patent: February 2, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Patent number: 10898618Abstract: Amorphous SiOx (SiO2), SiONx, silicon nitride (Si3N4), surface treatments are provided, on both metal (titanium) and non-metal surfaces. Amorphous silicon-film surface treatments are shown to enhance osteoblast and osteoblast progenitor cell bioactivity, including biomineral formation and osteogenic gene panel expression, as well as enhanced surface hydroxyapatite (HA) formation. A mineralized tissue interface is provided using the amorphous silicon-based surface treatments in the presence of osteoblasts, and provides improved bone cell generation/repair and improved interface for secure attachment/bonding to bone. Methods for providing PEVCD-based silicon overlays onto surfaces are provided. Methods of increasing antioxidant enzyme (e.g., superoxide dismutase) expression at a treated surface for enhanced healing are also provided.Type: GrantFiled: September 8, 2015Date of Patent: January 26, 2021Assignees: THE TEXAS A&M UNIVERSITY SYSTEM, BOARD OF REGENTS, UNIVERSITY OF TEXAS SYSTEM, UT-BATTELLE, LLCInventors: Venu Varanasi, Pranesh Aswath, Megen Maginot, Nickolay V. Lavrick
-
Patent number: 10896911Abstract: A method for forming a memory device is provided. The method includes forming a floating gate on a substrate, and forming a control gate on the floating gate. The method also includes forming a mask layer on the control gate, and forming a spacer on a sidewall of the mask layer, wherein a sidewall of the control gate and a sidewall of the floating gate is covered by the spacer. The method further includes performing an ion implantation process to implant a dopant into a top portion of the spacer, and performing a wet etching process to expose the sidewall of the control gate.Type: GrantFiled: April 3, 2019Date of Patent: January 19, 2021Assignee: WINBOND ELECTRONICS CORP.Inventors: Hsu-Chi Cho, Cheng-Ta Yang
-
Patent number: 10892265Abstract: Provided is a word line structure including a substrate, a stack structure, and a metal silicide structure. The stack structure is disposed on the substrate. The metal silicide structure is disposed on the stack structure. The metal silicide structure includes a first metal element, a second metal element, and a silicon element. The first metal element is different from the second metal element, and concentrations of the first metal element and the second metal element gradually decrease along a direction from a top surface of the metal silicide structure to the substrate.Type: GrantFiled: February 27, 2019Date of Patent: January 12, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chi-Min Chen, Yung-Tai Hung, Tuung Luoh, Ta-Hung Yang, Kuang-Chao Chen
-
Patent number: 10892266Abstract: A nonvolatile memory structure includes a substrate, a select transistor, and a floating-gate transistor. The substrate includes an oxide defined (OD) region and an erase region. The select transistor is disposed on the OD region, and the floating-gate transistor is disposed on the OD region between the select transistor and the erase region, wherein the floating gate has an extended portion capacitively coupled to the erase region, and the extended portion has an extending direction parallel to a first direction. The OD region further has an addition region protruding in a second direction and partially overlapped with the floating gate, in which the second direction is vertical to the first direction.Type: GrantFiled: September 6, 2018Date of Patent: January 12, 2021Assignee: eMemory Technology Inc.Inventor: Wein-Town Sun
-
Patent number: 10892341Abstract: A flash memory with assistant gates, including two floating gates disposed on a substrate, an insulating layer formed on the two floating gates and the substrate, an assistant gate disposed between the two floating gates, wherein a portion of the assistant gate wraps around the two floating gates, and two select gates disposed respectively outside the two floating gates and partially overlap the two floating gates.Type: GrantFiled: July 23, 2019Date of Patent: January 12, 2021Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Hann-Jye Hsu, Cheng-Yuan Hsu
-
Patent number: 10876157Abstract: Disclosed are insulated nanoelectrode associated with nanopores, useful in macromolecular analysis devices. Also disclosed are related methods of fabrication and use.Type: GrantFiled: September 26, 2013Date of Patent: December 29, 2020Assignee: The Trustees of the University of PennsylvaniaInventors: Marija Drndic, Ken Healy, Vishva Ray, Lauren J. Willis, Neil Peterman, John Bartel
-
Patent number: 10879247Abstract: Some embodiments include methods in which a pair of spaced-apart adjacent features is formed over a substrate. The features have silicon dioxide surfaces. Silicon nitride is deposited between the features. A first region of the silicon nitride is protected with a mask while a second region is not. The second region is removed to form an opening between the features. Some embodiments include semiconductor constructions that contain a pair of spaced-apart adjacent features. The features are lines extending along a first direction and are spaced from one another by a trench. Alternating plugs and intervening materials are within the trench, with the plugs and intervening materials alternating along the first direction. The intervening materials consist of silicon nitride, and the plugs have lateral peripheries that directly contact silicon dioxide of the features, and that directly contact silicon nitride of the intervening regions.Type: GrantFiled: June 1, 2018Date of Patent: December 29, 2020Assignee: Micron Technology, Inc.Inventor: Mark Kiehlbauch
-
Patent number: 10879259Abstract: Methods for forming a string of memory cells, apparatuses having a string of memory cells, and systems are disclosed. One such method for forming a string of memory cells forms a source material over a substrate. A capping material may be formed over the source material. A select gate material may be formed over the capping material. A plurality of charge storage structures may be formed over the select gate material in a plurality of alternating levels of control gate and insulator materials. A first opening may be formed through the plurality of alternating levels of control gate and insulator materials, the select gate material, and the capping material. A channel material may be formed along the sidewall of the first opening. The channel material has a thickness that is less than a width of the first opening, such that a second opening is formed by the semiconductor channel material.Type: GrantFiled: September 17, 2018Date of Patent: December 29, 2020Assignee: Micron Technology, Inc.Inventors: Jie Sun, Zhenyu Lu, Roger W. Lindsay, Brian Cleereman, John Hopkins, Hongbin Zhu, Fatma Arzum Simsek-Ege, Prasanna Srinivasan, Purnima Narayanan
-
Patent number: 10876998Abstract: A biologically sensitive field effect transistor includes a substrate, a first control gate and a second control gate. The substrate has a first side and a second side opposite to the first side, a source region and a drain region. The first control gate is disposed on the first side of the substrate. The second control gate is disposed on the second side of the substrate. The second control gate includes a sensing film disposed on the second side of the substrate. A voltage biasing between the source region and the second control gate is smaller than a threshold voltage of the second control gate.Type: GrantFiled: December 20, 2018Date of Patent: December 29, 2020Inventors: Yu-Jie Huang, Jui-Cheng Huang, Cheng-Hsiang Hsieh
-
Patent number: 10872839Abstract: A method includes doping a substrate with a dopant to form a first well region of a first core circuit and a second well region of a second core circuit; forming first and second semiconductor fins respectively over the first and second well regions and extending along a direction; forming a first gate stack across the first semiconductor fin and a second gate stack across the second semiconductor fin; forming a first source/drain adjoining the first semiconductor fin and a second source/drain adjoining the second semiconductor fin; and forming a first contact over the first source/drain and having a first width measured along the direction and a second contact over the second source/drain and having a second width measured along the direction, wherein the second width of the second contact is greater than the first width of the first contact.Type: GrantFiled: June 24, 2019Date of Patent: December 22, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon-Jhy Liaw
-
Patent number: 10868031Abstract: Methods and structures of a three-dimensional memory device are disclosed. In an example, the memory device includes a substrate and a multiple-stack staircase structure. The multiple-stack staircase structure can include a plurality of staircase structures stacked over the substrate. Each one of the plurality of staircase structures can include a plurality of conductor layers each between two insulating layers. The memory device can also include a filling structure over the multiple-stack staircase structure, a semiconductor channel extending through the multiple-stack staircase structure, and a supporting pillar extending through the multiple-stack staircase structure and the filling structure. The semiconductor channel can include unaligned sidewall surfaces, and the supporting pillar can include aligned sidewall surfaces.Type: GrantFiled: September 10, 2018Date of Patent: December 15, 2020Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Jun Liu, Zongliang Huo, Li Hong Xiao, Zhenyu Lu, Qian Tao, Yushi Hu, Sizhe Li, Zhao Hui Tang, Yu Ting Zhou, Zhaosong Li
-
Patent number: 10868023Abstract: A non-volatile memory array includes gate structures disposed on a substrate, each of the gate structures including a tunneling oxide layer positioned on the substrate, a floating gate positioned on the tunneling oxide layer and being arranged along a first direction on the tunneling oxide layer, sidewall gates disposed on sidewalls of the floating gate, extending in the first direction and being spaced apart from each other, and a gate dielectric layer interposed between the floating gate and the sidewall gates, bit lines disposed over the substrate, each extending in a second direction to intersect the sidewall gates, a drain region positioned in an upper portion of the substrate, the drain region overlapping, and being electrically connected to, the one of the bit lines, and a source line positioned between adjacent sidewall gates, the source line extending in the first direction and being buried in the substrate.Type: GrantFiled: February 1, 2019Date of Patent: December 15, 2020Assignee: DB HITEK CO., LTD.Inventor: Jun Ho Lee
-
Patent number: 10868039Abstract: A manufacturing method of a semiconductor device is provided. The method includes forming a sacrificial layer with different material layers, and etching the sacrificial layer.Type: GrantFiled: July 15, 2019Date of Patent: December 15, 2020Assignee: SK hynix Inc.Inventor: Byung Woo Kang
-
Patent number: 10860923Abstract: A neuromorphic device for the analog computation of a linear combination of input signals, for use, for example, in an artificial neuron. The neuromorphic device provides non-volatile programming of the weights, and fast evaluation and programming, and is suitable for fabrication at high density as part of a plurality of neuromorphic devices. The neuromorphic device is implemented as a vertical stack of flash-like cells with a common control gate contact and individually contacted source-drain (SD) regions. The vertical stacking of the cells enables efficient use of layout resources.Type: GrantFiled: April 14, 2017Date of Patent: December 8, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Borna J. Obradovic, Titash Rakshit, Mark S. Rodder
-
Patent number: 10854602Abstract: A semiconductor device includes a semiconductor substrate, at least one first isolation structure, at least one second isolation structure, a source structure, a drain structure and a plurality of semiconductor fins. The first isolation structure and the second isolation structure are located on the semiconductor substrate. The source structure is located on the semiconductor substrate and the first isolation structure, in which at least one first gap is located between the source structure and the first isolation structure. The drain structure is located on the semiconductor substrate and the second isolation structure, in which at least one second gap is located between the drain structure and the second isolation structure. The semiconductor fins protrude from the semiconductor substrate, in which the semiconductor fins are spaced apart from each other, and connect the source structure and the drain structure.Type: GrantFiled: January 7, 2019Date of Patent: December 1, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chii-Horng Li, Chien-I Kuo, Lilly Su, Chien-Chang Su, Ying-Wei Li
-
Patent number: 10847225Abstract: Embodiments of the present disclosure provide systems and methods for improving the read window in a split-gate flash memory cell, e.g., by biasing the control gate terminal with a non-zero (positive or negative) voltage during cell read operations to improve or control the erased state read performance or the programmed state read performance of the cell. A method of operating a split-gate flash memory cell may include performing program operations, performing erase operations, and performing read operations in the cell, wherein each read operation includes applying a first non-zero voltage to the word line, applying a second non-zero voltage to the bit line, and applying a third non-zero voltage VCGR to the control gate.Type: GrantFiled: June 20, 2018Date of Patent: November 24, 2020Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Sonu Daryanani, Matthew G. Martin, Gilles Festes
-
Patent number: 10847228Abstract: In a method of programming in a nonvolatile memory device, a memory block including a plurality of stacks disposed in a vertical direction is provided where the memory block includes cell strings each of which includes memory cells connected in series in the vertical direction between a source line and each of bitlines. A plurality of intermediate switching transistors disposed in a boundary portion between two adjacent stacks in the vertical direction is provided, where the intermediate switching transistors perform a switching operation to control electrical connection of the cell strings, respectively. A boosting operation is performed to boost voltages of channels of the plurality of stacks while controlling the switching operation of the intermediate switching transistors during a program operation with respect to the memory block. Program voltage disturbance and pass voltage disturbance are reduced through control of the switching operation of the intermediate switching transistors.Type: GrantFiled: April 24, 2019Date of Patent: November 24, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Yo-Han Lee
-
Patent number: 10840261Abstract: A semiconductor storage device includes a base portion, a stacked body, and a first column. The base portion includes a substrate, a semiconductor element on the substrate, lower-layer wiring above the semiconductor element, and a first conductive layer above the lower-layer wiring and made of a metal compound or polycrystal silicon. The stacked body is above the first conductive layer. The stacked body includes second conductive layers and insulating films stacked alternately. The first column includes a semiconductor body and a memory film. The semiconductor body extends in a stacked direction of the stacked body and is electrically connected to the first conductive layer. A memory film has a charge trap between the plurality of second conductive layers and the semiconductor body. The first conductive layer is provided between the stacked body and the lower-layer wiring, and between a peripheral region of the stacked body and the lower-layer wiring.Type: GrantFiled: February 26, 2019Date of Patent: November 17, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takamasa Ito, Ken Komiya, Tsuneo Uenaka
-
Patent number: 10833095Abstract: A single poly non-volatile memory device that includes: a first type lower well; first and second wells separately formed in an upper portion of the first type lower well; a source electrode, a selection transistor, a sensing transistor, and a drain electrode sequentially disposed in an upper portion of the first well. A control gate is formed in an upper portion of the second well with separated on an opposite side of the source electrode from the first well and connected to the gate of the sensing transistor.Type: GrantFiled: January 24, 2019Date of Patent: November 10, 2020Assignee: MagnaChip Semiconductor, Ltd.Inventors: Su Jin Kim, Hye Jin Yoo
-
Patent number: 10818804Abstract: A semiconductor device includes a substrate, a tunneling oxide layer, a floating gate, an isolation layer and a control gate. The tunneling oxide layer is disposed on the substrate. The floating gate is disposed on the tunneling oxide layer. The isolation layer covers a top of the floating gate and peripherally encloses the tunneling oxide layer and the floating gate. The control gate is disposed over a top of the isolation layer.Type: GrantFiled: October 28, 2015Date of Patent: October 27, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shih-Lu Hsu, Ping-Pang Hsieh, Szu-Hsien Lu, Yu-Chu Lin
-
Patent number: 10818692Abstract: A method addresses low cost, low resistance metal interconnects and mechanical stability in a high aspect ratio structure. According to the various implementations disclosed herein, a replacement metal process, which defers the need for a metal etching step in the fabrication process until after all patterned photoresist is no longer present. Under this process, the conductive sublayers may be both thick and numerous. The present invention also provides for a strut structure which facilitates etching steps on high aspect ratio structures, which enhances mechanical stability in a high aspect ratio memory stack.Type: GrantFiled: February 17, 2020Date of Patent: October 27, 2020Assignee: SUNRISE MEMORY CORPORATIONInventors: Eli Harari, Scott Brad Herner, Wu-Yi Henry Chien
-
Patent number: 10818761Abstract: A semiconductor device and method of making the same are disclosed. The semiconductor device includes a memory gate on a charge storage structure formed on a substrate, a select gate on a gate dielectric on the substrate proximal to the memory gate, and a dielectric structure between the memory gate and the select gate, and adjacent to sidewalls of the memory gate and the select gate, wherein the memory gate and the select gate are separated by a thickness of the dielectric structure. Generally, the dielectric structure comprises multiple dielectric layers including a first dielectric layer adjacent the sidewall of the memory gate, and a nitride dielectric layer adjacent to the first dielectric layer and between the memory gate and the select gate. Other embodiments are also disclosed.Type: GrantFiled: July 19, 2019Date of Patent: October 27, 2020Assignee: Cypress Semiconductor CorporationInventors: Shenqing Fang, Chun Chen, Unsoon Kim, Mark Ramsbey, Kuo Tung Chang, Sameer Haddad, James Pak
-
Patent number: 10818369Abstract: A semiconductor circuit of the disclosure includes: a sequential circuit unit including a plurality of logic circuit units that include respective flip flops and respective non-volatile storage elements, the sequential circuit unit performing, in a first term, store operation in which the storage elements in the plurality of the logic circuit units store respective voltage states in the plurality of the logic circuit units, and shift operation in which the flip flops in the plurality of the logic circuit units operate as a shift register; and a first memory that stores, in the first term, first data or second data, the first data being outputted from the shift register by the shift operation, and the second data corresponding to the first data.Type: GrantFiled: August 23, 2017Date of Patent: October 27, 2020Assignee: Sony CorporationInventor: Keizo Hiraga
-
Patent number: 10811423Abstract: The present disclosure provides a method of fabricating a semiconductor structure, and the method includes following steps. A gate structure is formed on a substrate, and a liner layer is formed to cover the gate structure and the substrate. A spacer layer is formed on the liner layer, and an etching gas is continuously provided to remove a portion of the spacer layer while maintaining the substrate at a second pressure, which the etching gas has a first pressure. The second pressure is greater than the first pressure.Type: GrantFiled: November 30, 2018Date of Patent: October 20, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Keng-Ying Liao, Po-Zen Chen, Yi-Jie Chen, Yi-Hung Chen
-
Patent number: 10797064Abstract: A non-volatile memory cell includes a floating-gate transistor, a select transistor, and a coupling structure. The floating-gate transistor is deposited in a P-well and includes a gate terminal coupled to a floating gate which is a first polysilicon layer, a drain terminal coupled to a bit line, and a source terminal coupled to a first node. The select transistor is deposited in the P-well and includes a gate terminal coupled to a select gate which is coupled to a word line, a drain terminal coupled to the first node, and a source terminal coupled to the source line. The floating-gate transistor and the select transistor are N-type transistors. The coupling structure is formed by extending the first polysilicon layer to overlap a control gate, in which the control gate is a P-type doped region in an N-well and the control gate is coupled to a control line.Type: GrantFiled: July 11, 2019Date of Patent: October 6, 2020Assignee: EMEMORY TECHNOLOGY INC.Inventor: Chia-Jung Hsu
-
Patent number: 10797143Abstract: Semiconductor devices and methods of forming the same are provided. Semiconductor devices may include a plurality of gate electrodes that are stacked on a substrate and are spaced apart from each other in a vertical direction and a channel region extending through the plurality of gate electrodes in the vertical direction. Each of the plurality of gate electrodes may include a first conductive layer defining a recess recessed toward the channel region, and a second conductive layer in the recess defined by the first conductive layer. A first concentration of impurities in the second conductive layer may be higher than a second concentration of the impurities in the first conductive layer, and the impurities may include nitrogen (N).Type: GrantFiled: March 7, 2018Date of Patent: October 6, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Keun Lee, Jeong Gil Lee, Do Hyung Kim, Ki Hyun Yoon, Hyun Seok Lim
-
Patent number: 10794705Abstract: A system, computer-readable medium, and a method to operate a vehicle in a manner that minimizes a cost to travel from an origin to a destination that includes finding the input to a flight control system that minimizes direct operating cost. The approach described herein employs an energy state approximation (ESA).Type: GrantFiled: March 14, 2019Date of Patent: October 6, 2020Assignee: General Electric CompanyInventors: Reza Ghaemi, Eric Richard Westervelt, Mark Lawrence Darnell, David Lax
-
Patent number: 10784270Abstract: Various embodiments of the present application are directed to an IC, and associated forming methods. In some embodiments, the IC comprises a memory region and a logic region integrated in a substrate. A plurality of memory cell structures is disposed on the memory region. A plurality of logic devices is disposed on the logic region. A sidewall spacer is disposed along a sidewall surface of the logic devices, but not disposed along a sidewall surface of the memory cell structures. Thus, the inter-layer dielectric (ILD) fill-in window between adjacent memory cell structures is enlarged, compared to the approaches where the sidewall spacer is concurrently formed in both memory region and the logic region. Thereby, voids formation would be reduced or eliminated, and device quality would be improved.Type: GrantFiled: August 1, 2018Date of Patent: September 22, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Meng-Han Lin, Te-Hsin Chiu, Wei Cheng Wu
-
Patent number: 10783960Abstract: A non-volatile memory cell includes a first select transistor, a first floating gate transistor, a second select transistor and a second floating gate transistor. The first select transistor is connected with a source line and a first program word line. The first floating gate transistor has a first floating gate. The first floating gate transistor is connected with the first select transistor and a first program bit line. The second select transistor is connected with the source line and a first read word line. The second floating gate transistor has a second floating gate. The second floating gate transistor is connected with the second select transistor and a first read bit line. The first floating gate and the second floating gate are connected with each other.Type: GrantFiled: October 4, 2019Date of Patent: September 22, 2020Assignee: EMEMORY TECHNOLOGY INC.Inventor: Ping-Yu Kuo
-
Patent number: 10784274Abstract: An integrated circuit memory cell includes a floating gate, a control gate, and a plurality of inter-poly dielectric (IPD) layers. The IPD layers include an IPD1 layer, an IPD2 layer, and an IPD3 layer, with the IPD2 layer interposed between the IPD1 and IPD3 layers. The IPD2 layer, which may be a nitride, does not flank the floating gate. Thus, no section of the floating gate is laterally between two sections of the IPD2 layer. Also, no section of the IPD2 layer of a first memory cell is between the floating gate of the first memory cell and a floating gate of an immediate adjacent memory cell of the same memory cell string. In some cases, an IPD4 layer is provided between the floating gate and the IPD3 layer. The IPD4 layer is relatively much thinner than layers IPD1-3 and may flank the floating gate, as may the IPD3 layer.Type: GrantFiled: June 14, 2019Date of Patent: September 22, 2020Assignee: Intel CorporationInventors: Rahul Agarwal, Srivardhan Gowda, Krishna Parat
-
Patent number: 10777561Abstract: Methods, apparatuses, and systems related to reduction of tapering on a sidewall of an opening are described. An example method includes forming a silicate material comprising a gradient borophosphosilicate glass (BPSG) stack on a semiconductor structure. The example method further includes etching a portion of the silicate material to form an opening within the silicate material having sidewalls, wherein the gradient BSPG stack comprises varying concentrations of boron and phosphorous to reduce tapering of the sidewalls in response to the etching.Type: GrantFiled: January 28, 2019Date of Patent: September 15, 2020Assignee: Micron Technology, Inc.Inventors: Devesh Dadhich Shreeram, Sanjeev Sapra, Masihhur R. Laskar, Darwin Franseda Fan, Jerome A. Imonigie
-
Patent number: 10777450Abstract: The present disclosure provides a semiconductor substrate. The semiconductor substrate includes a base, a plurality of mesas extending from an upper surface of the base, a plurality of protrusions connected to the mesas, an insulating layer disposed on the protrusions, a capping layer disposed on the insulating layer, and a passivation layer disposed on sidewalls of the protrusions, the insulating layer, and the capping layer. The passivation layer includes at least one first film and at least one second film arranged in a staggered configuration.Type: GrantFiled: February 21, 2019Date of Patent: September 15, 2020Assignee: Nanya Technology CorporationInventor: Chih-Wei Huang
-
Patent number: 10763272Abstract: A semiconductor memory device includes two first electrode films, a first column and a second insulating film. The two first electrode films extend in a first direction and are separated from each other in a second direction. The first column is provided between the two first electrode films and has a plurality of first members and a plurality of insulating members. Each of the first members and each of the insulating members are arranged alternately in the first direction. One of the plurality of first members has a semiconductor pillar, a second electrode film and a first insulating film provided between the semiconductor pillar and the second electrode film. The semiconductor pillar, the first insulating film and the second electrode film are arranged in the second direction. The second insulating film is provided between the first column and one of the two first electrode films.Type: GrantFiled: February 5, 2019Date of Patent: September 1, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Wataru Sakamoto, Ryota Suzuki, Tatsuya Okamoto, Tatsuya Kato, Fumitaka Arai
-
Patent number: 10756213Abstract: A method of forming a multi-valued logic transistor with a small footprint and the resulting device are disclosed. Embodiments include forming plural fins on a silicon substrate, each fin covered with a hardmask; filling spaces between the fins and hard masks with an oxide; removing the hardmasks and recessing each fin, forming a cavity in the oxide over each fin; forming plural Si-based layers in each cavity with an increasing percentage of Ge or C or with an decreasing concentration of dopant from a bottom layer to a top layer; performing CMP for planarization to a top of the fins; recessing the oxide to a depth slightly below a top portion of the fin having a thickness equal to a thickness of each Si-based layer; and forming a high-k gate dielectric and a metal gate electrode over the plural Si-based layers.Type: GrantFiled: June 6, 2019Date of Patent: August 25, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Min-hwa Chi, Ajey Jacob, Abhijeet Paul
-
Patent number: 10756186Abstract: An alternating stack of insulating layers and sacrificial material layers is formed over a substrate. The sacrificial material layers are formed as, or are subsequently replaced with, electrically conductive layers. Memory openings are formed through the alternating stack. A memory film is formed within each memory openings. A silicon-germanium alloy layer including germanium at an atomic concentration less than 25% is deposited within each memory opening. An oxidation process is performed on the silicon-germanium alloy layer. A vertical semiconductor channel including an unoxidized remaining material portion of the silicon-germanium alloy layer is formed, which includes germanium at an atomic concentration greater than 50%.Type: GrantFiled: April 12, 2018Date of Patent: August 25, 2020Assignee: SANDISK TECHNOLOGIES LLCInventors: Yangyin Chen, Christopher Petti
-
Patent number: 10756100Abstract: An electrically erasable programmable nonvolatile memory cell includes a semiconductor substrate having a first substrate region and a second substrate region apart from the first substrate region in a lateral direction, a channel region between the first substrate region and the second substrate region, an electrically conductive control gate insulated from and disposed over a first channel portion of the channel region, an electrically conductive floating gate insulated from and disposed over a second channel portion of the channel region, an electrically conductive source line electrically connected to the second substrate region, and an electrically conductive erase gate insulated from and disposed over a tip of the floating gate.Type: GrantFiled: September 5, 2018Date of Patent: August 25, 2020Assignee: GREENLIANT IP LLCInventor: Bing Yeh
-
Patent number: 10756090Abstract: The present invention provides a storage node contact structure of a memory device comprising a substrate having a dielectric layer comprising a recess, a first tungsten metal layer, and an adhesive layer on the first tungsten metal layer and a second tungsten metal layer on the adhesive layer, wherein the second tungsten metal layer is formed by a physical vapor deposition (PVD).Type: GrantFiled: March 15, 2018Date of Patent: August 25, 2020Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Pin-Hong Chen, Tsun-Min Cheng, Chih-Chieh Tsai, Tzu-Chieh Chen, Kai-Jiun Chang, Chia-Chen Wu, Yi-An Huang, Yi-Wei Chen, Hsin-Fu Huang, Chi-Mao Hsu, Li-Wei Feng, Ying-Chiao Wang, Chung-Yen Feng
-
Patent number: 10748924Abstract: A vertical memory device includes first gate electrodes spaced apart from each other under a substrate in a first direction substantially perpendicular to a lower surface of the substrate, the first gate electrodes being arranged to have a staircase shape including steps of which extension lengths in a second direction substantially parallel to the lower surface of the substrate gradually increase from an uppermost level toward a lowermost level, second gate electrodes spaced apart from each other under the first gate electrodes in the first direction, the second gate electrodes being arranged to have a staircase shape including steps of which extension lengths in the second direction gradually decrease from an uppermost level toward a lowermost level and a channel extending through the first and second gate electrodes in the first direction.Type: GrantFiled: December 28, 2018Date of Patent: August 18, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jun Hyoung Kim
-
Patent number: 10748964Abstract: An electronic device and a method for fabricating the same are provided. An electronic device according to an implementation of the disclosed technology is an electronic device including a semiconductor memory, wherein the semiconductor memory includes: a plurality of first lines extending in a first direction; a plurality of second lines extending in a second direction that intersects with the first direction; a plurality of variable resistance elements disposed between the first lines and the second lines and located at intersections of the first lines and the second lines; and a plug connected to a first portion of each of the first lines, wherein the plug comprises a conductive layer and a material layer having a resistance value higher than that of the conductive layer.Type: GrantFiled: December 13, 2018Date of Patent: August 18, 2020Assignee: SK hynix Inc.Inventor: Jae-Yeon Lee
-
Patent number: 10734491Abstract: Memory devices might include an array of memory cells and a control logic to control access of the array of memory cells, where a memory cell of the array of memory cells might include a first dielectric adjacent a semiconductor, a control gate, a second dielectric between the control gate and the first dielectric, and a charge storage structure between the first dielectric and the second dielectric, wherein the charge storage structure comprises a charge-storage material and a gettering agent.Type: GrantFiled: August 8, 2018Date of Patent: August 4, 2020Assignee: Micron Technology, Inc.Inventors: Rhett T. Brewer, Durai V. Ramaswamy
-
Patent number: 10727240Abstract: A memory device including a plurality of upwardly extending fins in a semiconductor substrate upper surface. A memory cell is formed on a first of the fins, and includes spaced apart source and drain regions in the first fin, with a channel region extending along top and opposing side surfaces of the first fin between the source and drain regions. A floating gate extends along a first portion of the channel region. A select gate extends along a second portion of the channel region. A control gate extends along the floating gate. An erase gate extends along the source region. A second of the fins has a length that extends in a first direction which is perpendicular to a second direction in which a length of the first fin extends. The source region is formed in the first fin at an intersection of the first and second fins.Type: GrantFiled: July 5, 2018Date of Patent: July 28, 2020Assignee: Silicon Store Technology, Inc.Inventors: Serguei Jourba, Catherine Decobert, Feng Zhou, Jinho Kim, Xian Liu, Nhan Do