Insulated Gate Controlled Breakdown Of Pn Junction (e.g., Field Plate Diode) Patents (Class 257/367)
-
Patent number: 8536647Abstract: A semiconductor device of the present invention has a first-conductivity-type substrate having second-conductivity-type base regions exposed to a first surface thereof; trench gates provided to a first surface of the substrate; first-conductivity-type source regions formed shallower than the base regions; a plurality of second-conductivity-type column regions located between two adjacent trench gates in a plan view, while being spaced from each other in a second direction normal to the first direction; the center of each column region and the center of each base contact region fall on the center line between two trench gates; and has no column region formed below the trench gates.Type: GrantFiled: July 11, 2011Date of Patent: September 17, 2013Assignee: Renesas Electronics CorporationInventor: Yoshiya Kawashima
-
Patent number: 8507994Abstract: In a memory cell including CMOS inverters, an increase in an area of the memory cell caused by restrictions on a gate wiring due to a leakage current and restrictions due to design rules is suppressed. A first wiring and a second wiring are laid out as a first metal layer in the memory cell that includes a first inverter and a second inverter. The first wiring is connected with two drains in the first inverter and a second gate wiring in the second inverter. The second wiring is connected with two drains in the second inverter and a first gate wiring in the first inverter. The first wiring is laid out to overlap with the second gate wiring, and the second wiring is laid out to overlap with the first gate wiring. A second metal layer is laid out above the first metal layer, and a third metal layer is laid out above the second metal layer.Type: GrantFiled: August 8, 2011Date of Patent: August 13, 2013Assignee: ON Semiconductor Trading, Ltd.Inventor: Kouichi Yamada
-
Patent number: 8502305Abstract: According to an embodiment, a semiconductor device includes a semiconductor layer of a first conductive type, a base region of a second conductive type provided on the semiconductor layer and a first contact region of a second conductive type provided on the base region. The device includes a gate electrode provided in a trench piercing through the first contact region and the base region, and an interlayer insulating film provided on the gate electrode and containing a first conductive type impurity element. The device further includes a source region of a first conductive type provided between the interlayer insulating film and the first contact region, the source region being in contact with a side face of the interlayer insulating film and extending in the base region.Type: GrantFiled: March 15, 2012Date of Patent: August 6, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tsuyoshi Ohta, Tatsuya Nishiwaki, Norio Yasuhara, Masatoshi Arai, Takahiro Kawano
-
Patent number: 8471334Abstract: According to one embodiment, a semiconductor device includes a channel formation region of first conductivity type, a first offset region of second conductivity type, a first insulating region, a first liner layer, a first semiconductor region of second conductivity type, a second semiconductor region of second conductivity type, a gate insulating film, and a gate electrode. The first liner layer is provided between the first offset region and the first insulating region. The first semiconductor region of second conductivity type is provided on the side opposite to the channel formation region sandwiching the first insulating region therebetween and having impurity concentration higher than that of the first offset region. The second semiconductor region of second conductivity type is provided on the side opposite to the first semiconductor region sandwiching the channel formation region therebetween and having impurity concentration higher than that of the first offset region.Type: GrantFiled: September 12, 2011Date of Patent: June 25, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Takao Ibi
-
Patent number: 8461651Abstract: The present invention discloses an ESD protection structure in a SOI CMOS circuitry. The ESD protection structure includes a variety of longitudinal (vertical) PN junction structures having significantly enlarged junction areas for current flow. The resulting devices achieve increased heavy current release capability. Processes of fabricating varieties of the ESD protection longitudinal PN junction are also disclosed. Compatibility of the disclosed fabrication processes with current SOI technology reduces implementation cost and improves the integration robustness.Type: GrantFiled: December 16, 2010Date of Patent: June 11, 2013Assignee: Shanghai Institute of Microsystem and Information Technology, Chinese Academy of SciencesInventors: Xiaolu Huang, Xing Wei, Xinhong Cheng, Jing Chen, Miao Zhang, Xi Wang
-
Patent number: 8455948Abstract: A transistor arrangement includes a first transistor having a drift region and a number of second transistors, each having a source region, a drain region and a gate electrode. The second transistors are coupled in series to form a series circuit that is coupled in parallel with the drift region of the first transistor.Type: GrantFiled: January 7, 2011Date of Patent: June 4, 2013Assignee: Infineon Technologies Austria AGInventor: Rolf Weis
-
Patent number: 8372680Abstract: Medical imaging devices may comprise an array of ultrasonic transducer elements. Each transducer element may comprise a substrate having a doped surface creating a highly conducting surface layer, a layer of thermal oxide on the substrate, a layer of silicon nitride on the layer of thermal oxide, a layer of silicon dioxide on the layer of silicon nitride, and a layer of conducting thin film on the layer of silicon dioxide. The layers of silicon dioxide and thermal oxide may sandwich the layer of silicon nitride, and the layer of conducting thin film may be separated from the layer of silicon nitride by the layer of silicon dioxide.Type: GrantFiled: March 12, 2007Date of Patent: February 12, 2013Assignee: STC.UNMInventor: Jingkuang Chen
-
Patent number: 8362561Abstract: A transistor device (10), the transistor device (10) comprising a substrate (11, 14), a fin (3, 3A) aligned along a horizontal direction on the substrate (11, 14), a first source/drain region (4) of a first type of conductivity in the fin (3, 3A), a second source/drain region (5) of a second type of conductivity in the fin (3, 3A), wherein the first type of conductivity differs from the second type of conductivity, a channel region (33) in the fin (3, 3A) between the first source/drain region (4) and the second source/drain region (5), a gate insulator (6) on the channel region (33), and a gate structure (7, 8) on the gate insulator (6), wherein the sequence of the first source/drain region (4), the channel region (33) and the second source/drain region (5) is aligned along the horizontal direction.Type: GrantFiled: December 10, 2007Date of Patent: January 29, 2013Assignee: NXP B.V.Inventors: Sebastien Nuttinck, Gilberto Curatola
-
Patent number: 8362576Abstract: Atomic layer deposition is enhanced using plasma. Plasma begins prior to flowing a second precursor into a chamber. The second precursor reacts with a first precursor to deposit a layer on a substrate. The layer may include at least one element from each of the first and second precursors. The layer may be TaN, and the precursors may be TaF5 and NH3. The plasma may begin during purge gas flow between a pulse of the first precursor and a pulse of the second precursor. Thermal energy assists the reaction of the precursors to deposit the layer on the substrate. The thermal energy may be greater than generally accepted for ALD (e.g., more than 300 degrees Celsius).Type: GrantFiled: January 14, 2011Date of Patent: January 29, 2013Assignee: Round Rock Research, LLCInventors: Shuang Meng, Garo J. Derderian, Gurtej S. Sandhu
-
Patent number: 8344457Abstract: Channel regions continuous with transistor cells are disposed also below a gate pad electrode. The channel region below the gate pad electrode is fixed to a source potential. Thus, a predetermined reverse breakdown voltage between a drain and a source is secured without forming a p+ type impurity region below the entire lower surface of the gate pad electrode. Furthermore, a protection diode is formed in a conductive layer disposed at the outer periphery of an operation region.Type: GrantFiled: February 24, 2010Date of Patent: January 1, 2013Assignees: SANYO Semiconductor Co., Ltd., Semiconductor Components Industries, LLCInventors: Yasunari Noguchi, Eio Onodera, Hiroyasu Ishida
-
Patent number: 8344448Abstract: A semiconductor device having a semiconductor body comprising an active area and a termination structure surrounding the active area, and a method for the manufacture thereof. The invention particularly concerns a termination structure for such devices having trenched electrodes in the active area. The termination structure comprises a plurality of lateral trench-gate transistor devices connected in series and extending from the active area towards a peripheral edge of the semiconductor body. The lateral devices are arranged such that a voltage difference between the active area and the peripheral edge is distributed across the lateral devices. The termination structure is compact and features of the structure are susceptible for formation in the same process steps as features of the active area.Type: GrantFiled: May 21, 2004Date of Patent: January 1, 2013Assignee: NXP B.V.Inventor: Raymond J. Grover
-
Patent number: 8330219Abstract: A semiconductor device includes: a semiconductor substrate having a first conductivity type; a well having a second conductivity type and provided inside the semiconductor substrate; a first impurity region having the first conductivity type and provided within the well; a second impurity region having the second conductivity type, provided inside the well and away from the first impurity region; and a third impurity region having a first conductivity type, provided surrounding the well and away from the second impurity region. In this semiconductor device, the well is formed to be deeper than the first impurity region, the second impurity region, and the third impurity region, in a thickness direction of the semiconductor substrate; and a minimum distance between the first impurity region and the second impurity region is smaller than a minimum distance between the second impurity region and the third impurity region.Type: GrantFiled: June 25, 2009Date of Patent: December 11, 2012Assignee: Seiko Epson CorporationInventors: Tomoyuki Furuhata, Hideyuki Akanuma, Hiroaki Nitta
-
Patent number: 8269282Abstract: A semiconductor component includes at least one field effect transistor disposed along a trench in a semiconductor region and has at least one locally delimited dopant region in the semiconductor region. The at least one locally delimited dopant region extends from or over a pn junction between the source region and the body region of the transistor or between the drain region and the body region of the transistor into the body region as far as the gate electrode, such that a gap between the pn junction and the gate electrode in the body region is bridged by the locally delimited dopant region.Type: GrantFiled: December 15, 2010Date of Patent: September 18, 2012Assignee: Infineon Technologies AGInventors: Andrew Wood, Rudolf Zelsacher, Markus Zundel
-
Publication number: 20120223366Abstract: A multiple field plate transistor includes an active region, with a source, drain, and gate. A first spacer layer is between the source and the gate and a second spacer layer between the drain and the gate. A first field plate on the first spacer layer and a second field plate on the second spacer layer are connected to the gate. A third field plate connected to the source is on a third spacer layer, which is on the gate and the first and second field plates and spacer layers. The transistor exhibits a blocking voltage of at least 600 Volts while supporting current of at least 2 or 3 Amps with on resistance of no more than 5.0 or 5.3 m?-cm2, respectively, and at least 900 Volts while supporting current of at least 2 or 3 Amps with on resistance of no more than 6.6 or 7.0 m?-cm2, respectively.Type: ApplicationFiled: April 12, 2012Publication date: September 6, 2012Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra
-
Patent number: 8247286Abstract: One embodiment of inventive concepts exemplarily described herein may be generally characterized as a semiconductor device including an isolation region within a substrate. The isolation region may define an active region. The active region may include an edge portion that is adjacent to an interface of the isolation region and the active region and a center region that is surrounded by the edge portion. The semiconductor device may further include a gate electrode on the active region and the isolation region. The gate electrode may include a center gate portion overlapping a center portion of the active region, an edge gate portion overlapping the edge portion of the active region, and a first impurity region of a first conductivity type within the center gate portion and outside the edge portion. The semiconductor device may further include a gate insulating layer disposed between the active region and the gate electrode.Type: GrantFiled: February 25, 2010Date of Patent: August 21, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Ryul Chang
-
Patent number: 8227868Abstract: A semiconductor device according to the present invention includes a semiconductor substrate of a first conductivity type having a top surface and a rear surface, a semiconductor layer of a second conductivity type formed on the top surface of the semiconductor substrate, having a top surface and a rear surface, and having the rear surface in contact with the top surface of the semiconductor substrate, a body region of the first conductivity type formed in a top layer portion of the semiconductor layer, a first impurity region of the second conductivity type formed in a top layer portion of the semiconductor layer and spaced apart from the body region, a second impurity region of the second conductivity type formed in a top layer portion of the body region and spaced apart from a peripheral edge of the body region, a gate electrode formed on the semiconductor layer and opposed to a portion between the peripheral edge of the body region and a peripheral edge of the second impurity region, a field insulating fiType: GrantFiled: January 31, 2011Date of Patent: July 24, 2012Assignee: Rohm Co., Ltd.Inventor: Daisuke Ichikawa
-
Patent number: 8212282Abstract: A power supply device is disclosed that is able to satisfy the power requirements of a device in service and has high efficiency. The power supply device includes a first power supply; a voltage step-up unit that steps up an output voltage of the first power supply; a voltage step-down unit that steps down an output voltage of the voltage step-up unit; and a load that is driven to operate by an output voltage of the voltage step-down unit. The voltage step-up unit steps up the output voltage of the first power supply to a lower limit of an operating voltage of the voltage step-down unit.Type: GrantFiled: September 24, 2010Date of Patent: July 3, 2012Assignee: Ricoh Company, Ltd.Inventors: Masaya Ohtsuka, Yoshinori Ueda
-
Patent number: 8169005Abstract: A multiple field plate transistor includes an active region, with a source, a drain, and a gate. A first spacer layer is over the active region between the source and the gate and a second spacer layer over the active region between the drain and the gate. A first field plate on the first spacer layer is connected to the gate. A second field plate on the second spacer layer is connected to the gate. A third spacer layer is on the first spacer layer, the second spacer layer, the first field plate, the gate, and the second field plate, with a third field plate on the third spacer layer and connected to the source. The transistor exhibits a blocking voltage of at least 600 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 5.0 m?-cm2, of at least 600 Volts while supporting a current of at least 3 Amps with an on resistance of no more than 5.3 m?-cm2, of at least 900 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 6.Type: GrantFiled: January 26, 2011Date of Patent: May 1, 2012Assignee: Cree, Inc.Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra
-
Patent number: 8159026Abstract: This invention provides a lateral high-voltage semiconductor device, which is a three-terminal one with two types of carriers for conduction and consists of a highest voltage region and a lowest voltage region referring to the substrate and a surface voltage-sustaining region between the highest voltage region and the lowest voltage region. The highest voltage region and the lowest region have an outer control terminal and an inner control terminal respectively, where one terminal is for controlling the flow of majorities of one conductivity type and another for controlling the flow of majorities of the other conductivity type. The potential of the inner control terminal is regulated by the voltage applied to the outer control terminal.Type: GrantFiled: April 2, 2010Date of Patent: April 17, 2012Assignee: University of Electronics Science and TechnologyInventor: Xingbi Chen
-
Patent number: 8148783Abstract: Semiconductor device including semiconductor layer, first impurity region on surface layer portion of semiconductor layer, body region at interval from first impurity region, second impurity region on surface layer portion of body region, field insulating film at interval from second impurity region, gate insulating film on surface of the semiconductor layer between second impurity region and field insulating film, gate electrode on gate insulating film, first floating plate as ring on field insulating film, and second floating plate as ring on same layer above first floating plate. First and second floating plates formed by at least three plates so that peripheral lengths at centers in width direction thereof are entirely different from one another, alternately arranged in plan view so that one having relatively smaller peripheral length is stored in inner region of one having relatively larger peripheral length, and formed to satisfy relational expression: L/d=constant.Type: GrantFiled: December 24, 2009Date of Patent: April 3, 2012Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa
-
Patent number: 8143662Abstract: A semiconductor device comprising a first insulating film provided on a semiconductor substrate in a cell transistor region, a first conductive film provided on the first insulating film, an inter-electrode insulating film provided on the first conductive film, a second conductive film provided on the inter-electrode insulating film and having a first metallic silicide film on a top surface thereof, first source/drain regions formed on a surface of the semiconductor substrate, a second insulating film provided on the semiconductor substrate in at least one of a selection gate transistor region and a peripheral transistor region, a third conductive film provided on the second insulating film and having a second metallic silicide film having a thickness smaller than a thickness of the first metallic silicide film on a top surface thereof, and a second source/drain regions formed on the surface of the semiconductor substrate.Type: GrantFiled: September 13, 2007Date of Patent: March 27, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Masato Endo, Fumitaka Arai
-
Publication number: 20120020157Abstract: A method for fabricating a high temperature integrated circuit includes forming a drain/source diffusion and forming a buried diffusion implant containing the drain/source diffusion in a substrate to separate the drain/source diffusion from the substrate and an edge of a field isolation layer to decreases leakage current occurring with high voltage and high temperature. A nonvolatile memory array driver circuit with multiple driver transistors separated by anti-leakage transistors connected to prevent excess junction leakage current at elevated temperatures. Another nonvolatile memory array driver circuit has a high voltage blocking transistor connected to two anti-leakage transistors connected such that a source of the first anti-leakage transistor is connected to a drain of the high voltage blocking transistor and a drain of the second anti-leakage transistor is connected to prevent excess junction leakage current at elevated temperatures.Type: ApplicationFiled: July 21, 2011Publication date: January 26, 2012Inventors: Peter Wung Lee, Fu-Chang Hsu
-
Patent number: 8022505Abstract: A semiconductor device structure comprises a plurality of vertical layers and a plurality of conductive elements wherein the vertical layers and plurality of conductive elements co-operate to function as at least two active devices in parallel. The semiconductor device structure may also comprise a plurality of horizontal conductive elements wherein the structure is arranged to support at least two concurrent current flows, such that a first current flow is across the plurality of vertical conductive elements and a second current flow is across the plurality of horizontal conductive elements.Type: GrantFiled: March 13, 2006Date of Patent: September 20, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Philippe Renaud, Patrice Besse, Amaury Gendron
-
Patent number: 8008717Abstract: A semiconductor device of the present invention has a first-conductivity-type substrate having second-conductivity-type base regions exposed to a first surface thereof; trench gates provided to a first surface of the substrate; first-conductivity-type source regions formed shallower than the base regions; a plurality of second-conductivity-type column regions located between two adjacent trench gates in a plan view, while being spaced from each other in a second direction normal to the first direction; the center of each column region and the center of each base contact region fall on the center line between two trench gates; and has no column region formed below the trench gates.Type: GrantFiled: July 7, 2009Date of Patent: August 30, 2011Assignee: Renesas Electronics CorporationInventor: Yoshiya Kawashima
-
Patent number: 7956423Abstract: A method of a semiconductor device, which includes an insulated-gate FET and an electronic element, includes three steps. The first step is the step of forming a trench gate of the insulated-gate FET in a first region of a semiconductor base and a trench element-isolation layer in a second region of the semiconductor base, simultaneously. The second step is the step of forming a first diffusion layer of the insulated-gate FET on a side of the trench gate and a second diffusion layer of the electronic element in a region surrounded by the trench element-isolation layer, simultaneously. The third step is the step of forming a third diffusion layer of the insulated-gate FET in the first diffusion layer and a fourth diffusion layer of the electronic element in the second diffusion layer, simultaneously.Type: GrantFiled: May 26, 2009Date of Patent: June 7, 2011Assignee: Renesas Electronics CorporationInventors: Takao Arai, Sachiko Shirai, legal representative
-
Patent number: 7936019Abstract: A power source and methods thereof includes a structure comprising one or more p type layers, one or more n type layers, and one or more intrinsic layers and at least one source of radiation is disposed on at least a portion of the structure. Each of the p type layers is separated from each of the n type layers by one of the intrinsic layers.Type: GrantFiled: July 13, 2005Date of Patent: May 3, 2011Assignees: Rochester Institute of Technology, Glenn Research CenterInventors: Ryne P. Raffaelle, David Wilt
-
Patent number: 7919824Abstract: A semiconductor device includes a super junction region that has a first-conductivity-type first semiconductor pillar region and a second-conductivity-type second semiconductor pillar region alternately provided on the semiconductor substrate. The first semiconductor pillar region and the second semiconductor pillar region in a termination region have a lamination form resulting from alternate lamination of the first semiconductor pillar region and the second semiconductor pillar region on the top surface of the semiconductor substrate. The first semiconductor pillar region and/or the second semiconductor pillar region at a corner part of the termination region exhibit an impurity concentration distribution such that a plurality of impurity concentration peaks appear periodically.Type: GrantFiled: March 13, 2009Date of Patent: April 5, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Wataru Saito, Nana Hatano, Masaru Izumisawa, Yasuto Sumi, Hiroshi Ohta, Wataru Sekine, Miho Watanabe
-
Publication number: 20110068406Abstract: According to one embodiment, a semiconductor device includes a semiconductor layer of a first conductivity type, a first source portion, a second source portion, a drain portion, a first main electrode, a second main electrode, and a gate electrode. The first source portion includes a first source contact region of a second conductivity type and a back gate contact region of the first conductivity type. The drain portion includes a drain contact region of the second conductivity type, a first drift region of the second conductivity type, and a second drift region of the second conductivity type. When a reverse bias is applied to p-n junction between the semiconductor layer and the drain portion, avalanche breakdown is more likely to occur near the first drift region than near the second drift region.Type: ApplicationFiled: September 9, 2010Publication date: March 24, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Norio YASUHARA, Kumiko SATO
-
Patent number: 7906815Abstract: By forming a direct contact structure connecting, for instance, a polysilicon line with an active region on the basis of an increased amount of metal silicide by removing the sidewall spacers prior to the silicidation process, a significantly increased etch selectivity may be achieved during the contact etch stop layer opening. Hence, undue etching of the highly doped silicon material of the active region would be suppressed. Additionally or alternatively, an appropriately designed test structure is disclosed, which may enable the detection of electrical characteristics of contact structures formed in accordance with a specified manufacturing sequence and on the basis of specific design criteria.Type: GrantFiled: March 27, 2008Date of Patent: March 15, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Carsten Peters, Ralf Richter, Kai Frohberg
-
Patent number: 7893500Abstract: A multiple field plate transistor includes an active region, with a source, a drain, and a gate. A first spacer layer is over the active region between the source and the gate and a second spacer layer over the active region between the drain and the gate. A first field plate on the first spacer layer is connected to the gate. A second field plate on the second spacer layer is connected to the gate. A third spacer layer is on the first spacer layer, the second spacer layer, the first field plate, the gate, and the second field plate, with a third field plate on the third spacer layer and connected to the source. The transistor exhibits a blocking voltage of at least 600 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 5.0 m?-cm2, of at least 600 Volts while supporting a current of at least 3 Amps with an on resistance of no more than 5.3 m?-cm2, of at least 900 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 6.Type: GrantFiled: December 11, 2009Date of Patent: February 22, 2011Assignee: Cree, Inc.Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra
-
Patent number: 7893499Abstract: An integrated circuit containing an MOS transistor with a trenched gate abutting an isolation dielectric layer over a drift region. The body well and source diffused region overlap the bottom surface of the gate trench. An integrated circuit containing an MOS transistor with a first trenched gate abutting an isolation dielectric layer over a drift region, and a second trenched gate located over a heavily doped buried layer. The buried layer is the same conductivity type as the drift region. A process of forming an integrated circuit containing an MOS transistor, which includes an isolation dielectric layer over a drift region of a drain of the transistor, and a gate formed in a gate trench which abuts the isolation dielectric layer. The gate trench is formed by removing substrate material adjacent to the isolation dielectric layer.Type: GrantFiled: April 3, 2009Date of Patent: February 22, 2011Assignee: Texas Instruments IncorporatedInventors: Marie Denison, Sameer Pendharkar, Binghua Hu, Taylor Rice Efland, Sridhar Seetharaman
-
Patent number: 7868388Abstract: In some aspects, a memory circuit is provided that includes (1) a two-terminal memory element formed on a substrate; and (2) a CMOS transistor formed on the substrate and adapted to program the two-terminal memory element. The two-terminal memory element is formed between a gate layer and a first metal layer of the memory circuit. Numerous other aspects are provided.Type: GrantFiled: January 31, 2007Date of Patent: January 11, 2011Assignee: SanDisk 3D LLCInventor: Christopher J. Petti
-
Patent number: 7851312Abstract: A semiconductor component that includes a field plate and a semiconductor device and a method of manufacturing the semiconductor component. A body region is formed in a semiconductor material that has a major surface. A gate trench is formed in the epitaxial layer and a gate structure is formed on the gate trench. A source region is formed adjacent the gate trench and extends from the major surface into the body region and a field plate trench is formed that extends from the major surface of the epitaxial layer through the source and through the body region. A field plate is formed in the field plate trench, wherein the field plate is electrically isolated from the sidewalls of the field plate trench. A source-field plate-body contact is made to the source region, the field plate and the body region. A gate contact is made to the gate region.Type: GrantFiled: January 23, 2009Date of Patent: December 14, 2010Assignee: Semiconductor Components Industries, LLCInventor: Gordon M. Grivna
-
Patent number: 7842967Abstract: A power supply device is disclosed that is able to satisfy the power requirements of a device in service and has high efficiency. The power supply device includes a first power supply; a voltage step-up unit that steps up an output voltage of the first power supply; a voltage step-down unit that steps down an output voltage of the voltage step-up unit; and a load that is driven to operate by an output voltage of the voltage step-down unit. The voltage step-up unit steps up the output voltage of the first power supply to a lower limit of an operating voltage of the voltage step-down unit.Type: GrantFiled: June 8, 2007Date of Patent: November 30, 2010Assignee: Ricoh Company, Ltd.Inventors: Masaya Ohtsuka, Yoshinori Ueda
-
Patent number: 7843032Abstract: Apparatus, systems, and methods may include managing electrostatic discharge events in radio frequency identification (RFID) devices by using a semiconductor circuit having a non-aligned gate to implement a snap-back voltage protection mechanism. Such circuits may be formed by doping a semiconductor substrate to form a first conductive region as a well, forming one of a source region and a drain region in the well, depositing a layer of polysilicon on the substrate to establish a gating area that does not overlap the one of the source region and the drain region, and forming an integrated circuit including an RFID circuit that is supported by the substrate to couple to the one of the source region and the drain region to provide snap-back voltage operation at a node between the integrated circuit and the source or drain region. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 27, 2007Date of Patent: November 30, 2010Assignee: Synopsis, Inc.Inventors: Cong Khieu, Yanjun Ma, Jaideep Mavoori
-
Patent number: 7829898Abstract: In a MOSFET using SiC a p-type channel is formed by epitaxial growth, so that the depletion layer produced in the p-type region right under the channel is reduced, even when the device is formed in a self-aligned manner. Thus, a high breakdown voltage is obtained. Also, since the device is formed in a self-aligned manner, the device size can be reduced so that an increased number of devices can be fabricated in a certain area and the on-state resistance can be reduced.Type: GrantFiled: February 14, 2006Date of Patent: November 9, 2010Assignee: Mitsubishi Electric CorporationInventors: Kenichi Ootsuka, Tetsuya Takami, Tadaharu Minato
-
Patent number: 7825474Abstract: Channel regions continuous with transistor cells are disposed also below a gate pad electrode. The channel region below the gate pad electrode is fixed to a source potential. Thus, a predetermined reverse breakdown voltage between a drain and a source is secured without forming a p+ type impurity region below the entire lower surface of the gate pad electrode. Furthermore, a protection diode is formed in a conductive layer disposed at the outer periphery of an operation region.Type: GrantFiled: September 24, 2007Date of Patent: November 2, 2010Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Yasunari Noguchi, Eio Onodera, Hiroyasu Ishida
-
Patent number: 7825467Abstract: A description is given of a normally on semiconductor component having a drift zone, a drift control zone and a drift control zone dielectric arranged between the drift zone and the drift control zone.Type: GrantFiled: September 30, 2008Date of Patent: November 2, 2010Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Anton Mauder, Franz Hirler
-
Patent number: 7807484Abstract: A light-emitting diode (LED) device is disclosed. The LED device includes a semiconductor substrate with a light-emitting diode chip disposed thereon. At least two isolated outer wiring layers are disposed on the bottom surface of the semiconductor substrate and are electrically connected to the light-emitting diode chip, serving as input terminals. A lens module is adhered to the top surface of the semiconductor substrate to cap the light-emitting diode chip. In one embodiment, the lens module comprises a glass substrate having a first cavity formed at a first surface thereof, a fluorescent layer formed over a portion of a first surface exposed by the first cavity, facing the light-emitting diode chip, and a molded lens formed over a second surface of the glass carrier opposing to the first surface.Type: GrantFiled: October 15, 2008Date of Patent: October 5, 2010Assignee: VisEra Technologies Company LimitedInventors: Wei-Ko Wang, Tzu-Han Lin
-
Patent number: 7808039Abstract: A semiconductor-on-insulator transistor device includes a source region, a drain region, a body region, and a source-side lateral bipolar transistor. The source region has a first conductivity type. The body region has a second conductivity type and is positioned between the source region and the drain region. The source-side lateral bipolar transistor includes a base, a collector, and an emitter. A silicide region connects the base to the collector. The emitter is the body region. The collector has the second conductivity type, and the base is the source region and is positioned between the emitter and the collector.Type: GrantFiled: April 9, 2008Date of Patent: October 5, 2010Assignee: International Business Machines CorporationInventors: Jin Cai, Jeffrey B. Johnson, Tak H. Ning, Robert R. Robison
-
Patent number: 7800176Abstract: An electronic circuit and a method for controlling a power field effect transistor. The electronic circuit includes a power field effect transistor having a semiconductor body, which has a drain zone, a drift zone, a source zone and a bulk zone. The power field effect transistor further includes a gate and a field plate. The field plate is placed adjacent to the drift zone and is isolated from the drift zone. A switch circuitry is provided for electrically connecting the field plate depending on the drain-source voltage such that the field plate is electrically connected to the drain zone, if |UDS|>UT, where UT is a predetermined voltage, and if |UDS|>UT, the field plate is connected to an electrode having an electrode-source voltage UES.Type: GrantFiled: October 27, 2008Date of Patent: September 21, 2010Assignee: Infineon Technologies Austria AGInventor: Wolfgang Werner
-
Patent number: 7781842Abstract: A semiconductor device which has a semiconductor body and a method for producing it. At the semiconductor body, a first electrode which is electrically connected to a first near-surface zone of the semiconductor body and a second electrode which is electrically connected to a second zone of the semiconductor body are arranged. A drift section is arranged between the first and the second electrode. In the drift section, a coupling structure is provided for at least one field plate arranged in the drift section. The coupling structure has a floating first area doped complementarily to the drift section and a second area arranged in the first area. The second area forms a locally limited punch-through effect or an ohmic contact to the drift section, and the field plate is electrically connected at least to the second area.Type: GrantFiled: April 30, 2008Date of Patent: August 24, 2010Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Elmar Falck, Hans-Joachim Schulze
-
Patent number: 7777278Abstract: A semiconductor component is described. In one embodiment, the semiconductor component includes a semiconductor body with a first side and a second side. A drift zone is provided, which is arranged in the semiconductor body below the first side and extends in a first lateral direction of the semiconductor body between a first and a second doped terminal zone. At least one field electrode is provided, which is arranged in the drift zone, extends into the drift zone proceeding from the first side and is configured in a manner electrically insulated from the semiconductor body.Type: GrantFiled: January 25, 2008Date of Patent: August 17, 2010Assignee: Infineon Technologies AGInventors: Franz Hirler, Armin Willmeroth, Markus Schmitt, Carolin Tolksdorf, Gerald Deboy, Ralf Henninger, Uwe Wahl
-
Publication number: 20100176452Abstract: A lateral MOSFET having a substrate, first and second epitaxial layers grown on the substrate and a gate electrode formed on a gate dielectric which in turn is formed on a top surface of the second epitaxial layer. The second epitaxial layer comprises a drain region which extends to a top surface of the epitaxial layer and is proximate to a first edge of the gate electrode, a source region which extends to a top surface of the second epitaxial layer and is proximate to a second edge of the gate electrode, a heavily doped body under at least a portion of the source region, and a lightly doped well under the gate dielectric located near the transition region of the first and second epitaxial layers. A PN junction between the heavily doped body and the first epitaxial region under the heavily doped body has an avalanche breakdown voltage that is substantially dependent on the doping concentration in the upper portion of the first epitaxial layer that is beneath the heavily doped body.Type: ApplicationFiled: January 12, 2009Publication date: July 15, 2010Inventors: Bruce D. Marchant, Dean Probst
-
Patent number: 7755143Abstract: A semiconductor device is described. The semiconductor device comprises a protected device in a protected device area of a substrate. An electrostatic discharge power clamp device comprising an outer first guard ring and an inner second guard ring is in a guard ring area of the substrate, enclosing the protected device. The first guard ring comprises a first well region having a first conductive type. A first doped region having the first conductive type and a second doped region having a second conductive type are in the first well region. The second guard ring comprises a second well region having a second conductive type. A third doped region has the second conductive type in the second well region. An input/output device is in a periphery device area, coupled to the electrostatic discharge power clamp device.Type: GrantFiled: July 22, 2008Date of Patent: July 13, 2010Assignee: Vanguard International Semiconductor CorporationInventors: Yeh-Ning Jou, Geeng-Lih Lin
-
Patent number: 7750442Abstract: A high-frequency switch includes a semiconductor body made of a semiconductor material having a first surface and a second surface, and two direct current terminals and two high-frequency terminals.Type: GrantFiled: February 23, 2005Date of Patent: July 6, 2010Assignee: Infineon Technologies AGInventor: Reinhard Gabl
-
Publication number: 20100148268Abstract: Channel regions continuous with transistor cells are disposed also below a gate pad electrode. The channel region below the gate pad electrode is fixed to a source potential. Thus, a predetermined reverse breakdown voltage between a drain and a source is secured without forming a p+ type impurity region below the entire lower surface of the gate pad electrode. Furthermore, a protection diode is formed in a conductive layer disposed at the outer periphery of an operation region.Type: ApplicationFiled: February 24, 2010Publication date: June 17, 2010Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventors: Yasunari NOGUCHI, Eio ONODERA, Hiroyasu ISHIDA
-
Patent number: 7732860Abstract: In one embodiment, a transistor fabricated on a semiconductor die is arranged into sections of elongated transistor segments. The sections are arranged in rows and columns substantially across the semiconductor die. Adjacent sections in a row or a column are oriented such that the length of the transistor segments in a first one of the adjacent sections extends in a first direction, and the length of the transistor segments in a second one of the adjacent sections extends in a second direction, the first direction being substantially orthogonal to the second direction. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: GrantFiled: November 12, 2008Date of Patent: June 8, 2010Assignee: Power Integrations, Inc.Inventor: Vijay Parthasarathy
-
Patent number: 7692248Abstract: A semiconductor device comprising a substrate having a well region, at least one well pickup region formed on the substrate to surround the well pickup region, a first drain region formed on the substrate to be positioned on one side of the source region, and a first gate electrode formed on the substrate to be positioned between the source region and the first drain region.Type: GrantFiled: December 15, 2006Date of Patent: April 6, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Chang Nam Kim
-
Patent number: 7692263Abstract: A multiple field plate transistor includes an active region, with a source, a drain, and a gate. A first spacer layer is over the active region between the source and the gate and a second spacer layer over the active region between the drain and the gate. A first field plate on the first spacer layer is connected to the gate. A second field plate on the second spacer layer is connected to the gate. A third spacer layer is on the first spacer layer, the second spacer layer, the first field plate, the gate, and the second field plate, with a third field plate on the third spacer layer and connected to the source. The transistor exhibits a blocking voltage of at least 600 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 5.0 m?-cm2, of at least 600 Volts while supporting a current of at least 3 Amps with an on resistance of no more than 5.3 m?-cm2, of at least 900 Volts while supporting a current of at least 2 Amps with an on resistance of no more than 6.Type: GrantFiled: November 21, 2006Date of Patent: April 6, 2010Assignee: Cree, Inc.Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra