Insulated Gate Controlled Breakdown Of Pn Junction (e.g., Field Plate Diode) Patents (Class 257/367)
-
Patent number: 7649223Abstract: An n-type drift region includes an active element region and a peripheral region. A p-type base region is formed at least in the active element region. A trench-type gate electrode is formed in each of the active element region and the peripheral region. An n-type source region formed in the base region. A plurality of p-type column regions is selectively formed separately from one another in each of the active element region and the peripheral region. In a peripheral region, a p-type guard region is formed below the gate electrode. In the active element region, the p-type guard region is not formed below the gate electrode. As a result, it is possible to hold the breakdown voltage in the peripheral region at a higher level than in the active element region while maintaining the low ON resistance due to a superjunction structure and to raise the breakdown voltage performance of the semiconductor device.Type: GrantFiled: June 28, 2007Date of Patent: January 19, 2010Assignee: NEC Electronics CorporationInventor: Yoshiya Kawashima
-
Patent number: 7611927Abstract: A semiconductor die substrate panel is disclosed including a minimum kerf width between adjoining semiconductor package outlines on the panel, while ensuring electrical isolation of plated electrical terminals. By reducing the width of a boundary between adjoining package outlines, additional space is gained on a substrate panel for semiconductor packages.Type: GrantFiled: June 8, 2007Date of Patent: November 3, 2009Assignee: SanDisk CorporationInventors: Chih-Chin Liao, Ning Ye, Cheemen Yu, Jack Chang Chien, Hem Takiar
-
Patent number: 7582939Abstract: The invention relates to a semiconductor diode, an electronic component and to a voltage source converter. According to the invention, the semiconductor diode having at least one pn-transition can be switched between a first state and a second state. In comparison to the first state, the second state has a greater on-state resistance and a smaller accumulated charge, and the pn-transition is capable of blocking both in the first state as well as in the second state with at least one predetermined blocking ability. An MOS-controlled diode is hereby obtained in which the transition from the on-state to the blocking state is simplified and is thus not critical with regard to the temporal sequence of the control pulses.Type: GrantFiled: February 18, 2004Date of Patent: September 1, 2009Assignee: Siemens AktiengesellschaftInventors: Mark-Matthias Bakran, Hans-Günter Eckel
-
Publication number: 20090140343Abstract: A dielectric material layer is formed on a bottom surface and sidewalls of a trench in a semiconductor substrate. The silicon oxide layer forms a drift region dielectric on which a field plate is formed. Shallow trench isolation may be formed prior to formation of the drift region dielectric, or may be formed utilizing the same processing steps as the formation of the drift region dielectric. A gate dielectric layer is formed on exposed semiconductor surfaces and a gate conductor layer is formed on the gate dielectric layer and the drift region dielectric. The field plate may be electrically tied to the gate electrode, may be an independent electrode having an external bias, or may be a floating electrode. The field plate biases the drift region to enhance performance and extend allowable operating voltage of a lateral diffusion field effect transistor during operation.Type: ApplicationFiled: December 4, 2007Publication date: June 4, 2009Applicant: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Jeffrey P. Gambino, Louis D. Lanzerotti, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Patent number: 7538362Abstract: The invention relates to a lateral semiconductor diode, in which contact metal fillings (6, 7), which run in trenches (3, 4) in particular in a silicon carbide body (1, 2), are interdigitated at a distance from one another, and a rectifying Schottky or pn junction (18) is provided.Type: GrantFiled: August 29, 2005Date of Patent: May 26, 2009Assignee: Infineon Technologies AGInventors: Gabriel Konrad Dehlinger, Michael Treu
-
Patent number: 7525170Abstract: An arrangement of pillar shaped p-i-n diodes having a high aspect ration are formed on a semiconductor substrate. Each device is formed by an intrinsic or lightly doped region (i-region) positioned between a P+ region and an N+ region at each end of the pillar. The arrangement of pillar p-i-n diodes is embedded in an optical transparent medium. For a given surface area, more light energy is absorbed by the pillar arrangement of p-i-n diodes than by conventional planar p-i-n diodes. The pillar p-i-n diodes are preferably configured in an array formation to enable photons reflected from one pillar p-i-n diode to be captured and absorbed by another p-i-n diode adjacent to the first one, thereby optimizing the efficiency of energy conversion.Type: GrantFiled: October 4, 2006Date of Patent: April 28, 2009Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Jack A. Mandelman, Kangguo Cheng
-
Patent number: 7510952Abstract: A single crystalline structure includes a first insulation interlayer pattern, a first epitaxial layer pattern, a second insulation interlayer pattern, and a second epitaxial layer pattern. The first insulation interlayer pattern includes a contact hole that exposes a single crystalline seed. The first epitaxial layer pattern fills up the contact hole. The second insulation interlayer pattern is formed on the first insulation interlayer pattern and the first epitaxial layer pattern. The second insulation interlayer pattern has a trench that partially exposes the first epitaxial layer pattern and has an end disposed over an upper surface of the first epitaxial layer pattern. The second epitaxial layer pattern fills up the trench. Thus, voids are not generated in the second epitaxial layer pattern and a semiconductor device having the single crystalline structure exhibits improved reliability.Type: GrantFiled: January 18, 2006Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Hye-Soo Shin
-
Patent number: 7468536Abstract: In one embodiment, a transistor fabricated on a semiconductor die is arranged into sections of elongated transistor segments. The sections are arranged in rows and columns substantially across the semiconductor die. Adjacent sections in a row or a column are oriented such that the length of the transistor segments in a first one of the adjacent sections extends in a first direction, and the length of the transistor segments in a second one of the adjacent sections extends in a second direction, the first direction being substantially orthogonal to the second direction. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: GrantFiled: February 16, 2007Date of Patent: December 23, 2008Assignee: Power Integrations, Inc.Inventor: Vijay Parthasarathy
-
Publication number: 20080265329Abstract: A semiconductor device which has a semiconductor body and a method for producing it. At the semiconductor body, a first electrode which is electrically connected to a first near-surface zone of the semiconductor body and a second electrode which is electrically connected to a second zone of the semiconductor body are arranged. A drift section is arranged between the first and the second electrode. In the drift section, a coupling structure is provided for at least one field plate arranged in the drift section. The coupling structure has a floating first area doped complementarily to the drift section and a second area arranged in the first area. The second area forms a locally limited punch-through effect or an ohmic contact to the drift section, and the field plate is electrically connected at least to the second area.Type: ApplicationFiled: April 30, 2008Publication date: October 30, 2008Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Franz Hirler, Elmar Falck, Hans-Joachim Schulze
-
Patent number: 7439590Abstract: A semiconductor device features connecting gate patterns of all transistors to a N+ or +P junction by the first connected wiring layer to prevent degradation of characteristics of the semiconductor device which results from plasma damages during a process. In order to connect a junction to a gate layer weak to plasma damages, the gate layer is connected to the N+ or P+ junction when a first wiring layer after a transistor is formed. As a result, when the gate layer is charged up by plasma damages, the gate layer is discharged by the junction or provided to receive (?) ions or electrons so that a gate oxide is not affected by plasma damages.Type: GrantFiled: July 3, 2006Date of Patent: October 21, 2008Assignee: Hynix Semiconductor Inc.Inventor: Dong Hoon Kim
-
Publication number: 20080197417Abstract: In one embodiment, a transistor fabricated on a semiconductor die includes a first section of transistor segments disposed in a first area of the semiconductor die, and a second section of transistor segments disposed in a second area of the semiconductor die adjacent the first area. Each of the transistor segments in the first and second sections includes a pillar of a semiconductor material that extends in a vertical direction. First and second dielectric regions are disposed on opposite sides of the pillar. First and second field plates are respectively disposed in the first and second dielectric regions. Outer field plates of transistor segments adjoining first and second sections are either separated or partially merged. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: ApplicationFiled: February 16, 2007Publication date: August 21, 2008Applicant: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Wayne Bryan Grabowski
-
Publication number: 20080197418Abstract: In one embodiment, a transistor includes a pillar of semiconductor material arranged in a racetrack-shaped layout having a substantially linear section that extends in a first lateral direction and rounded sections at each end of the substantially linear section. First and second dielectric regions are disposed on opposite sides of the pillar. First and second field plates are respectively disposed in the first and second dielectric regions. First and second gate members respectively disposed in the first and second dielectric regions are separated from the pillar by a gate oxide having a first thickness in the substantially linear section. The gate oxide being substantially thicker at the rounded sections. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: ApplicationFiled: February 16, 2007Publication date: August 21, 2008Applicant: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Martin H. Manley
-
Patent number: 7411248Abstract: A vertical unipolar component formed in a semiconductor substrate, comprising vertical fingers made of a conductive material surrounded with silicon oxide, portions of the substrate being present between the fingers and the assembly being coated with a conductive layer. The component periphery includes a succession of fingers arranged in concentric trenches, separated from one another by silicon oxide only, the upper surface of the fingers of at least the innermost rank being in contact with said conductive layer.Type: GrantFiled: December 8, 2005Date of Patent: August 12, 2008Assignee: STMicroelectronics S.A.Inventor: Frédéric Lanois
-
Patent number: 7375400Abstract: An image display device is provided in which the overall brightness of an image can be varied without adversely affecting hue and contrast. The image display device includes emitters 16 connected to a cathode electrode 15, a gate electrode 13, an anode electrode 3, transistors Tr1 and Tr2, and a capacitor 12. A voltage applied to the capacitor 12 is varied to display an image. A constant voltage is applied to the gate electrode 13 to change a time ratio Du. Thus, the overall brightness of an image can be adjusted.Type: GrantFiled: November 7, 2006Date of Patent: May 20, 2008Assignees: Futaba Corporation, National Institute of Advanced Industrial Science and TechnologyInventors: Shigeo Itoh, Masateru Taniguchi, Masayoshi Nagao
-
Patent number: 7375398Abstract: A FET device for operation at high voltages includes a substrate, a first well and a second well within the substrate that are doped with implants of a first type and second type, respectively. The first and second wells define a p-n junction. A field oxide layer within the second well defines a first surface region to receive a drain contact. A third well is located at least partially in the first well, includes doped implants of the second type, and is adapted to receive a source contact. As such, the third well defines a channel between itself and the second well within the first well. A gate is disposed over the channel. At least a first portion of the gate is disposed over the p-n junction, and includes doped implants of the first type. A number of permutations are allowed for doping the remainder of the gate.Type: GrantFiled: May 26, 2005Date of Patent: May 20, 2008Assignee: IMPINJ, Inc.Inventors: Bin Wang, Chih-Hsin Wang
-
Patent number: 7345326Abstract: An electric signal transmission line includes a signal electrode portion, a ground electrode portion and a dielectric portion formed on a semiconductor substrate. The signal electrode portion has a metal electrode through which an electric signals flows. The ground electrode portion has a grounded metal electrode. The metal electrode of the signal electrode portion and the metal electrode of the ground electrode portion are connected with a semiconductor PN junction. The dielectric portion is formed by using a dielectric to cover a region between the metal electrode of the signal electrode portion and the metal electrode of the ground electrode portion through which a line of electric force runs and is a region in which energy of transmitted electric signals exist.Type: GrantFiled: May 24, 2002Date of Patent: March 18, 2008Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Taro Itatani, Shuichi Yagi
-
Patent number: 7332778Abstract: To refine a semiconductor device (100), in particular a S[ilicon]O[n]I[nsulator] device, comprising: at least one isolating layer (10) made of a dielectric material; at least one silicon substrate (20) arranged on said isolating layer (10); at least one component (30) integrated in the silicon substrate (20), which component has at least one slightly doped zone (34); as well as at least a first, in particular planar, metallization region (40) arranged between the isolating layer (10) and the component (30), in particular between the isolating layer (10) and the slightly doped zone (34) of the component (30), as well as a method of manufacturing at least one semiconductor device (100) in such a manner that trouble-free operation also of slightly doped components (30), such as pnp transistors, is guaranteed in a SOI process transferred onto the insulator, it is proposed that at least a second, in particular planar, metallization region (42) is arranged on the side of the silicon substrate (20) facing away frType: GrantFiled: June 2, 2003Date of Patent: February 19, 2008Inventors: Wolfgang Schnitt, Hauke Pohlmann
-
Publication number: 20080001231Abstract: A conventional semiconductor device has a problem that it is difficult to obtain a desired breakdown voltage characteristic due to a reduction in a punch-through breakdown voltage between drain and source regions. In a semiconductor device according to the present invention, a P type diffusion layer is formed in an N type epitaxial layer. An N type diffusion layer as a back gate region is formed in the P type diffusion layer. The N type diffusion layer is formed by self-alignment using a drain electrode. This structure makes it possible to increase an impurity concentration of the N type diffusion layer in a vicinity of a P type diffusion layer as a source region. As a result, it is possible to improve a punch-through breakdown voltage between the drain and the source regions, and to achieve a desired breakdown voltage characteristic of the MOS transistor.Type: ApplicationFiled: June 28, 2007Publication date: January 3, 2008Applicant: SANYO ELECTRIC CO., LTD.Inventors: Ryo Kanda, Iwao Takahashi, Yoshinori Sato
-
Patent number: 7304356Abstract: A multiple-cell insulated-gate-bipolar-transistor chip is disclosed which includes a semiconductor substrate having formed therein a p+-type collector region and an n?-type base region, with a pn junction therebetween. An annular trench is etched in the substrate so as to surround the array of IGBT cells. Received in the trench are a dielectric layer which is held against the base region, and an electroconductive layer which is held against the base region via the dielectric layer and which is electrically coupled to the collector region. When the pn junction between the collector and base regions is reverse biased, the electroconductive layer creates at the annular periphery of the base region a depletion layer which is joined to a depletion layer created in the base region by the pn junction, thereby preventing current leakage from the side surfaces of the IGBT chip.Type: GrantFiled: May 12, 2006Date of Patent: December 4, 2007Assignee: Sanken Electric Co., Ltd.Inventor: Tetsuya Takahashi
-
Patent number: 7205614Abstract: A high density read-only memory (ROM) cell is installed on a silicon substrate for storing data. The ROM cell includes a first doped region being of a second conductive type installed on the silicon substrate, a plurality of first heavily doped regions being of a first conductive type installed in the first doped region, a second doped region being of the second conductive type installed on the silicon substrate, and a gate installed on the surface of the silicon substrate and adjacent to the first doped region and the second doped region.Type: GrantFiled: January 6, 2004Date of Patent: April 17, 2007Assignee: Faraday Technology Corp.Inventors: Sheng-Tai Young, Te-Sun Wu, Tsung-Yuan Lee, Chih-Kang Chiu
-
Patent number: 7148559Abstract: An integrated semiconductor structure having different types of complementary metal oxide semiconductor devices (CMOS), i.e., PFETs and NFETs, located atop a semiconductor substrate, wherein each CMOS device is fabricated such that the current flow for each device is optimal is provided. Specifically, the structure includes a semiconductor substrate that has a (110) surface orientation and a notch pointing in a <001> direction of current flow; and at least one PFET and at least one NFET located on the semiconductor substrate. The at least one PFET has a current flow in a <110> direction and the at least one NFET has a current flow in a <100> direction. The <110> direction is perpendicular to the <100> direction. A method of fabricating such as integrated semiconductor structure is also provided.Type: GrantFiled: June 20, 2003Date of Patent: December 12, 2006Assignee: International Business Machines CorporationInventors: Victor W. C. Chan, Meikei Leong, Min Yang
-
Patent number: 7141831Abstract: An SCR device having a first P type region disposed in a semiconductor body and electrically connected to anode terminal of the device. At least one N type region is also disposed in the body adjacent the first P type region so as to form a PN junction having a width Wn near a surface of the semiconductor body. A further P type region is also disposed in the body to form a further PN junction with the N type region, with the junction having a width Wp near the body surface, with Wp being at least 1.5 times width Wn. A further N type region is provided which is electrically connected to a cathode terminal of the device and forming a third PN junction with the further N type region.Type: GrantFiled: July 28, 2004Date of Patent: November 28, 2006Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper, Yuri Mirgorodski
-
Patent number: 7115921Abstract: Gate conductors on an integrated circuit are formed with enlarged upper portions which are utilized to electrically connect the gate conductors with other devices. A semiconductor device comprises a gate conductor with an enlarged upper portion which electrically connects the gate conductor to a local diffusion region. Another semiconductor device comprises two gate conductors with enlarged upper portions which merge to create electrically interconnected gate conductors. Methods for forming the above semiconductor devices are also described and claimed.Type: GrantFiled: August 31, 2004Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Timothy Joseph Dalton, Louis L. Hsu, Carl Radens, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 7112865Abstract: A diode is provided which includes a first-conductivity-type cathode layer, a first-conductivity-type drift layer placed on the cathode region and having a lower concentration than the cathode layer, a generally ring-like second-conductivity-type ring region formed in the drift layer, second-conductivity-type anode region formed in the drift layer located inside the ring region, a cathode electrode formed in contact with the cathode layer, and an anode electrode formed in contact with the anode region, wherein the lowest resistivity of the second-conductivity-type anode region is at least 1/100 of the resistivity of the drift layer, and the thickness of the anode region is smaller than the diffusion depth of the ring region.Type: GrantFiled: March 3, 2005Date of Patent: September 26, 2006Assignee: Fuji Electric Holdings Co., Ltd.Inventors: Tatsuhiko Fujihira, Yasushi Miyasaka
-
Patent number: 6987299Abstract: A high-voltage transistor with a low specific on-state resistance and that supports high voltage in the off-state includes one or more source regions disposed adjacent to a multi-layered extended drain structure which comprises extended drift regions separated from field plate members by one or more dielectric layers. The layered structure may be fabricated in a variety of orientations. A MOSFET structure may be incorporated into the device adjacent to the source region, or, alternatively, the MOSFET structure may be omitted to produce a high-voltage transistor structure having a stand-alone drift region. It is emphaized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims 37 CFR 1.72(b).Type: GrantFiled: June 16, 2004Date of Patent: January 17, 2006Assignee: Power Integrations, Inc.Inventors: Donald Ray Disney, Amit Paul
-
Patent number: 6967363Abstract: Various circuit devices, including diodes, and methods manufacturing therefor are provided. In one aspect, a method manufacturing is provided that includes forming a gate structure on a semiconductor portion of a substrate. The semiconductor portion has a first conductivity type. First and spacer structures are formed on opposite sides of the gate structure. A first impurity region of a second conductivity type is formed proximate the first spacer structure while the semiconductor portion lateral to the second spacer structure is masked. The first impurity region and the semiconductor portion define a junction. A width of the second spacer structure is reduced while the second spacer structure and the first impurity region are masked. A second impurity region of the first conductivity type is formed in the semiconductor portion proximate the second spacer structure. The method provides a diode with reduced series resistance.Type: GrantFiled: October 1, 2003Date of Patent: November 22, 2005Assignee: Advanced Micro Devices, Inc.Inventor: James F. Buller
-
Patent number: 6917077Abstract: A semiconductor arrangement including: a substrate having a substrate layer (13) with an upper and lower surface, the substrate layer (13) being of a first conductivity type; a first buried layer (12) in the substrate, extending along said lower surface below a first portion of said upper surface of said substrate layer (13), and a second buried layer (12) in the substrate, extending along said lower surface below a second portion of said upper surface of said substrate layer (13); a first diffusion (26) in said first portion of said substrate layer (13), being of a second conductivity type opposite to said first conductivity type and having a first distance to said first buried layer (12) for defining a first breakdown voltage between said first diffusion (26) and said first buried layer (12); a second diffusion (45) in said second portion of said substrate layer (13), being of said second conductivity type and having a second distance to said second buried layer (12) for defining a second breakdown voltaType: GrantFiled: October 5, 2001Date of Patent: July 12, 2005Assignee: Koninklijke Philips Electronics N.V.Inventors: Petrus Hubertus Cornelis Magnee, Freerk Van Rijs, Hendrik Gezienus Albert Huizing
-
Patent number: 6897532Abstract: A method for forming a magnetic tunneling junction (MJT) is provided. In some embodiments, the method may include patterning one or more magnetic layers to form an upper portion of a MTJ. The method may further include patterning one or more additional layers to form a lower portion of the MTJ. In some cases, the lower portion may include a tunneling layer of the MTJ having a width greater than the upper portion. In addition, in some embodiments the method may further include patterning an electrode below the lower portion. In some cases, the electrode may include a lowermost layer with a thickness equal to or less than approximately 100 angstroms. In addition or alternatively, the electrode may have a width greater than the width of the tunneling layer. In yet other embodiments, the method may include forming spacers along the sidewalls of the upper and/or lower portions.Type: GrantFiled: April 15, 2002Date of Patent: May 24, 2005Assignee: Cypress Semiconductor Corp.Inventors: Benjamin C. E. Schwarz, Kamel Ounadjela
-
Patent number: 6879005Abstract: A high withstand voltage semiconductor device, comprises: a substrate, a semiconductor layer formed on an upper surface of the substrate, a lateral semiconductor device formed in a surface region of the semiconductor layer and having a first principal electrode in its inner location and a second principal electrode in its outer location so as to let primary current flow between the first and second principal electrodes, a field insulation film formed inside from the second principal electrode in an upper surface of the semiconductor layer to surround the first principal electrode, a resistive field plate formed on an upper surface of the field insulation film to surround the first principal electrode and sectioned in a plurality of circular field plates in an approximate circular arrangement orbiting gradually from the vicinity of the first principal electrode toward the second principal electrode, the innermost one of the circular field plates being electrically connected to the first principal electrode whiType: GrantFiled: March 2, 2004Date of Patent: April 12, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Yamaguchi, Akio Nakagawa
-
Patent number: 6847081Abstract: A dual gate oxide high-voltage semiconductor device and method for forming the same are provided. Specifically, a device formed according to the present invention includes a semiconductor substrate, a buried oxide layer formed over the substrate, a silicon layer formed over the buried oxide layer, and a top oxide layer formed over the silicon layer. Adjacent an edge of the top oxide layer, a dual gate oxide is formed. The dual gate oxide allows both specific-on-resistance and breakdown voltage of the device to be optimized.Type: GrantFiled: December 10, 2001Date of Patent: January 25, 2005Assignee: Koninklijke Philips Electronics N.V.Inventors: Theodore J. Letavic, Mark R. Simpson
-
Patent number: 6825504Abstract: In order to eliminate the difference in ESD resistance caused by polarities of excessive voltages applied to an external terminal and enhance ESD resistance of a semiconductor integrated circuit device to both the positive and negative overvoltages, a protection element having a thyristor structure, for protecting an internal circuit from the positive overvoltage and a protection element made up of a diode D1 for protecting the internal circuit from the negative overvoltage are provided between the external terminal and a ground potential.Type: GrantFiled: October 22, 2002Date of Patent: November 30, 2004Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Hiroyasu Ishizuka, Kousuke Okuyama, Katsuhiko Kubota
-
Patent number: 6815293Abstract: A high-voltage transistor with a low specific on-state resistance and that supports high voltage in the off-state includes one or more source regions disposed adjacent to a multi-layered extended drain structure which comprises extended drift regions separated from field plate members by one or more dielectric layers. The layered structure may be fabricated in a variety of orientations. A MOSFET structure may be incorporated into the device adjacent to the source region, or, alternatively, the MOSFET structure may be omitted to produce a high-voltage transistor structure having a stand-alone drift region. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: GrantFiled: April 30, 2002Date of Patent: November 9, 2004Assignee: Power Intergrations, Inc.Inventors: Donald Ray Disney, Amit Paul
-
Patent number: 6768177Abstract: A parallel plate diode comprising metal electrodes and semiconductor materials layer contacting said metal electrodes. Two thin plate electrodes made of metal are disposed in parallel, and there is a layer of thin plate semiconductor material sandwiched between the two thin plate electrodes, the concentration of the carriers in the semiconductor material layer is 20% or less than that of the electrons in the metal. One of the metal electrodes is made so as to have a plurality of recesses from its surface into the interior on the side that faces the semiconductor coat layer, the diameter of those recesses is less than 4 micrometers. These recesses are well-shape cavities and an array of the convex portions and concave portions are staggered each other. The cross section of the well shape is circular, square or rectangle. This diode output a current and a voltage in a closed loop circuit without bias voltage or bias current.Type: GrantFiled: February 28, 2002Date of Patent: July 27, 2004Assignee: Institute of Biophysics, Chinese Academy of SciencesInventors: Yelin Xu, Ling Jiang, Qiang Xu
-
Publication number: 20040140506Abstract: A structure and a method are disclosed of an enhanced T-gate for modulation doped field effect transistors (MODFETs). The enhanced T-gate has insulator spacer layers sandwiching the neck portion of the T-gate. The spacer layers are thinner than the T-bar portion overhang. The insulating layer provides mechanical support and protects the vulnerable neck portion of the T-gate from chemical attack during subsequent device processing, making the T-gate structure highly scalable and improving yield. The use of thin conformal low dielectric constant insulating layers ensures a low parasitic gate capacitance, and reduces the risk of shorting gate and source metallurgy when source-to-gate spacings are reduced to smaller dimensions.Type: ApplicationFiled: January 2, 2004Publication date: July 22, 2004Applicant: International Business Machines CorporationInventors: Dinkar Singh, Katherine Lynn Saenger, Vishnubhai V. Patel, Alfred Grill, Steven John Koester
-
Patent number: 6762440Abstract: A semiconductor component having a first main terminal, a second main terminal, a gate terminal for controlling the current between the main terminals is provided. A first diode device can be switched between the first main terminal and the gate terminal. The first diode device has a first breakdown voltage such that the first diode device short-circuits the first main terminal with the gate terminal, thereby switching on the semiconductor component, when the voltage that drops off over the first diode device exceeds a certain predetermined value. The first diode device is connected to the control gate in an integrated manner and has an external contacting area for connecting to the first main terminal.Type: GrantFiled: September 25, 2002Date of Patent: July 13, 2004Assignee: Infineon Technologies AGInventors: Herbert Pairitsch, Frank Pfirsch
-
Patent number: 6753580Abstract: A diode is formed having a weak injection shallow, low P concentration anode in an N type wafer or die. The resulting diode has a soft reverse recovery characteristic with low recovery voltage and is particularly useful either as a power factor correction diode or as an antiparallel connected diode in a motor control circuit.Type: GrantFiled: May 5, 2000Date of Patent: June 22, 2004Assignee: International Rectifier CorporationInventors: Richard Francis, Chiu Ng, Fabrizio Ruo Redda
-
Publication number: 20040056310Abstract: A power semiconductor device 10 has increased breakdown voltage due to an oxide termination structure. A peripheral trench 58 is filled with a dielectric material, such as silicon dioxide. The trench extends below the P well 22 that includes the source 32. The electric field at the border to P well 22 and trench 60 turns upward toward the surface and passes through dielectric 60. A field plate 64 coves portions of the P well 22 and the dielectric 60.Type: ApplicationFiled: September 19, 2002Publication date: March 25, 2004Inventor: Dean Probst
-
Patent number: 6693327Abstract: A lateral semiconductor element (10) in thin-film SOI technology comprises an insulator layer (14) which rests on a substrate (12) and is buried under a thin silicon film (16), on top of which the source, or anode, contact (18) and the drain, or cathode, contact (22) are mounted. The anode contact (18) and the cathode contact (22) each lie over separate shield regions (28,30) within substrate (12), with the anode contact (18) being electrically connected with substrate (12).Type: GrantFiled: February 12, 2002Date of Patent: February 17, 2004Assignee: EUPEC Europaische Gesellschaft fur Leistungshalbleiter mbHInventors: Dirk Priefert, Ralf Rudolf, Viktor Boguszewicz, Frank Michalzik, Rolf Buckhorst
-
Publication number: 20040016972Abstract: A structure and a method are disclosed of an enhanced T-gate for modulation doped field effect transistors (MODFETs). The enhanced T-gate has insulator spacer layers sandwiching the neck portion of the T-gate. The spacer layers are thinner than the T-bar portion overhang. The insulating layer provides mechanical support and protects the vulnerable neck portion of the T-gate from chemical attack during subsequent device processing, making the T-gate structure highly scalable and improving yield. The use of thin conformal low dielectric constant insulating layers ensures a low parasitic gate capacitance, and reduces the risk of shorting gate and source metallurgy when source-to-gate spacings are reduced to smaller dimensions.Type: ApplicationFiled: July 29, 2002Publication date: January 29, 2004Inventors: Dinkar Singh, Katherine Lynn Saenger, Vishnubhai V. Patel, Alfred Grill, Steven John Koester
-
Publication number: 20040012052Abstract: A protective circuit for protecting an IGBT from a stress due to application of an overvoltage which is induced by a surge such as static electricity is provided. The protective circuit allows for improvement in a voltage tolerance to a stress due to application of an overvoltage induced by a surge while ensuring a current tolerance to flow of a direct current from an external power supply when the external power supply is improperly connected in a direction contrary to a normal direction. The protective circuit includes a resistor having one end connected to a terminal for connecting to the external power supply and the other end connected to a semiconductor element, and a first zener diode including a cathode connected to the other end of the resistor. The protective circuit further includes a plurality of second zener diodes connected in series between the one end of the resistor and a generator of a constant potential such as a ground.Type: ApplicationFiled: December 9, 2002Publication date: January 22, 2004Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Atsunobu Kawamoto
-
Publication number: 20030234427Abstract: A charge transfer portion is provided, which is capable of electrically connecting, in response to a mode transition, an N well to a P well where a transistor constituting a CMOS logic circuit is formed. The charge transfer portion feeds excess charges in the N well to the P well in the mode transition, in which it is necessary to lower a potential in the N well and to raise a potential in the P well. Therefore, the mode transition can quickly be achieved without wasting the charges.Type: ApplicationFiled: December 18, 2002Publication date: December 25, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Takashi Kono
-
Publication number: 20030213996Abstract: The invention concerns an integrated circuit, comprising a substrate (SBSTR) with sub-circuits provided with a number of terminals, including a substrate terminal or earthing point (GND), a Vcc power supply terminal, an input point (in) and an output point (out). At least one of the Vcc power supply terminal, the input point or the output point is connected via an overvoltage protection circuit to the substrate terminal or earthing point, wherein the overvoltage protection circuit comprises means with diode action formed in the substrate between the relevant terminal and the substrate terminal or earthing point. The means comprise two or more diode elements of the Zener type connected in series. The substrate of a first conductivity type is provided with a well (WLL) of a second, opposed conductivity type formed in the substrate.Type: ApplicationFiled: January 17, 2003Publication date: November 20, 2003Applicant: KONINKLIJKE PHILIPS ELECTRONICS, N.V.Inventor: Henricus Antonius Lambertus Van Lieverloo
-
Publication number: 20030213993Abstract: A trench MOS-gated semiconductor device that includes field relief regions formed below its base region to improve its breakdown voltage, and method for its manufacturing.Type: ApplicationFiled: May 13, 2003Publication date: November 20, 2003Inventors: Kyle Spring, Jianjun Cao, Timothy D. Henson
-
Patent number: 6635944Abstract: Component having a blocking pn junction having an edge termination structure which is formed by a further, more weakly doped region (5) and a trench (8) formed therein, said trench being filled with a dielectric. The dielectric material in the trench (8) diverts the equipotential areas from the horizontal in a very confined space in the vertical direction, with the result that the electric field can emerge from the component within a small region of the chip surface.Type: GrantFiled: June 18, 2001Date of Patent: October 21, 2003Assignee: Infineon Technologies AGInventor: Michael Stoisiek
-
Patent number: 6627958Abstract: A lateral high voltage semiconductor device having a sense terminal and a method for sensing a drain voltage of the same are provided. Specifically, the present invention relates to a thin layer, high voltage, lateral silicon-on-insulator (SOI) device having a field plate terminal that is disconnected from a source terminal. By measuring voltage or current on the separate field plate terminal, the drain voltage of the device can be sensed. This sensing capability is a protection scheme against overstress voltage conditions.Type: GrantFiled: December 10, 2001Date of Patent: September 30, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Theodore J. Letavic, John Petruzzello
-
Patent number: 6627959Abstract: A sensor including a p-n junction for subjecting under a reverse electrical bias. A conductive layer is formed across the p-n junction for providing an alternative conductive path across the p-n junction. The conductivity of the conductive layer in the presence of a selected substance in an atmosphere is different than in the absence of the selected substance, wherein the conductivity of the conductive layer is indicative of the presence or absence of the selected substance.Type: GrantFiled: April 16, 2002Date of Patent: September 30, 2003Assignee: Boston MicroSystems, Inc.Inventors: Harry L. Tuller, Richard Mlcak
-
Patent number: 6624480Abstract: Arrangements to reduce charging damage in structures of integrated circuits (ICs).Type: GrantFiled: September 28, 2001Date of Patent: September 23, 2003Assignee: Intel CorporationInventors: Wallace W. Lin, George E. Sery
-
Patent number: 6617652Abstract: A high breakdown voltage semiconductor device includes a semiconductor layer, a drain offset diffusion region, a source diffusion region, a drain diffusion region, a buried diffusion region of a first conductivity type that is buried in the drain offset diffusion region, at least one plate electrode in a floating state formed on a field insulating film, and a metal electrode that is formed on an interlayer insulating film positioned on the plate electrode and a part of which is electrically connected to the drain diffusion region and that is capacitively coupled to the plate electrode.Type: GrantFiled: March 21, 2002Date of Patent: September 9, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masaaki Noda
-
Publication number: 20030137012Abstract: A higher-performance short channel MOS transistor with enhanced resistance to soft errors caused by exposure to high-energy rays is realized. At the time of forming a deep source/drain diffusion layer region at high density, an intermediate region of a density higher than that of impurity of a semiconductor substrate is formed between the source/drain diffusion layer and the semiconductor substrate of a conduction type opposite to that of the source/drain diffusion layer. The intermediate region is formed with a diffusion window for forming the source/drain, an intermediate layer of uniform concentration and uniform width can be realized at low cost.Type: ApplicationFiled: November 26, 2002Publication date: July 24, 2003Inventors: Ken Yamaguchi, Yoshiaki Takemura, Kenichi Osada, Masatada Horiuchi, Takashi Uchino
-
Publication number: 20030127693Abstract: A silicon semiconductor die comprises a heavily doped silicon substrate and an upper layer comprising doped silicon of a first conduction type disposed on the substrate. The upper layer comprises a well region of a second, opposite conduction type adjacent an edge termination zone that comprises a layer of a material having a higher critical electric field than silicon. Both the well region and adjacent edge termination zone are disposed at an upper surface of the upper layer, and an oxide layer overlies the upper layer and the edge termination zone. A process for forming a silicon die having improved edge termination. The process comprises forming an upper layer comprising doped silicon of a first conduction type on a heavily doped silicon substrate, and forming an edge termination zone that comprises a layer of a material having a higher critical electric field than silicon at an upper surface of the upper layer.Type: ApplicationFiled: December 20, 2002Publication date: July 10, 2003Applicant: INTERSIL CORPORATIONInventors: Jun Zeng, Gary Mark Dolry, Praveen MurAleedharan