Thick Insulator Portion Patents (Class 257/395)
-
Patent number: 7309899Abstract: A semiconductor device includes a semiconductor substrate, a gate insulating layer, a gate electrode structure and a side wall structure. The gate insulating layer is formed on the semiconductor substrate. The gate electrode structure is formed on the gate insulating layer, and includes a lower gate electrode layer and a cap gate layer. The side wall structure includes a nitride side wall spacer, and an oxide layer formed between the semiconductor substrate and the nitride side wall spacer and between the lower gate electrode layer and the nitride side wall spacer. A thickness of the oxide layer is greater than a thickness of the gate insulating layer, so as to prevent diffusion of nitrogen from the nitride side wall spacer to the semiconductor substrate. A height of the gate electrode structure is substantially equal to a height of the side wall structure after completion of the semiconductor device.Type: GrantFiled: November 19, 2004Date of Patent: December 18, 2007Assignee: Oki Electric Industry Co., Ltd.Inventors: Masahiro Yoshida, Shunichi Tokitoh
-
Patent number: 7307324Abstract: After an isolation region is formed using a field-forming silicon nitride film, this silicon nitride film is patterned, thereby a gate trench is formed. Next, a gate electrode material is buried into the gate trench, and this is etched back. Thereafter, the silicon nitride is removed, thereby a contact hole is formed. A contact plug is buried into this contact hole. With this arrangement, the contact plug can be formed without using a diffusion layer contact pattern. At the same time, the periphery of the contact plug substantially coincides with a boundary between the element isolation region and the active region. Accordingly, the active region can be reduced.Type: GrantFiled: October 14, 2005Date of Patent: December 11, 2007Assignee: Elpida Memory, Inc.Inventor: Hiroyuki Uchiyama
-
Patent number: 7301209Abstract: A thin film transistor of the present invention has an active layer including at least source, drain and channel regions formed on an insulating surface. A high resistivity region is formed between the channel region and each of the source and drain regions. A film capable of trapping positive charges therein is provided on at least the high resistivity region so that N-type conductivity is induced in the high resistivity region. Accordingly, the reliability of N-channel type TFT against hot electrons can be improved.Type: GrantFiled: December 7, 2006Date of Patent: November 27, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yasuhiko Takemura, Satoshi Teramoto
-
Patent number: 7268392Abstract: A semiconductor device comprises: a first semiconductor region of a first conductivity type; a second semiconductor region of a second conductivity type provided on the first semiconductor region; a trench formed in the second semiconductor region; a thick gate insulating film selectively provided in a center area of a bottom surface of the trench; a thin gate insulating film provided along a periphery of the bottom surface and on a sidewall of the trench; a third semiconductor region of the first conductivity type that is selectively provided below the thin gate insulating film provided along the periphery of the bottom surface of the trench and that extends to the first semiconductor region; a fourth semiconductor region of the first conductivity type selectively provided in the surface of the second semiconductor region; and a gate electrode filling the trench via the gate insulating film.Type: GrantFiled: February 23, 2005Date of Patent: September 11, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Hironobu Shibata, Noboru Matsuda
-
Publication number: 20070138571Abstract: A threshold control layer of a second MIS transistor is formed under the same conditions for forming a threshold control layer of a first MIS transistor. LLD regions of the second MIS transistor are formed under the same conditions for forming LDD regions of a third transistor.Type: ApplicationFiled: October 10, 2006Publication date: June 21, 2007Inventors: Takashi Nakabayashi, Hideyuki Arai, Mitsuo Nissa
-
Patent number: 7221039Abstract: A thin film transistor device structure and a method for fabricating the thin film transistor device structure each comprise a thin film transistor device formed over a substrate. The thin film transistor device structure also comprises a passivation layer formed of a silicon rich silicon oxide material formed over the thin film transistor device. The passivation layer formed of the silicon rich silicon oxide material provides the thin film transistor device with enhanced performance.Type: GrantFiled: June 24, 2004Date of Patent: May 22, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kun-Ming Huang, Cheng-Fu Hsu
-
Patent number: 7198968Abstract: A method of fabricating a thin film transistor array substrate is provided.Type: GrantFiled: October 21, 2004Date of Patent: April 3, 2007Assignee: LG.Philips LCD Co., Ltd.Inventors: Gee Sung Chae, Jin Wuk Kim
-
Patent number: 7180129Abstract: A method of manufacturing an insulating layer that ensures reproducibility across like manufacturing apparatus. The insulating layer is formed on the substrate by (a) flowing an oxidizing gas at an oxidizing gas flow rate, (b) flowing a first carrier gas at a first carrier gas flow rate while carrying a first impurity including boron flowing at a first impurity flow rate, (c) flowing a second carrier gas at a second carrier gas flow rate while carrying a second impurity including phosphorus flowing at a second impurity flow rate, and (d) flowing a silicon source material at a silicon source flow rate. The second carrier gas flow rate is greater than the first carrier gas flow rate.Type: GrantFiled: September 30, 2003Date of Patent: February 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Woo-Chan Jung, Jin-Ho Jeon, Jeon-Sig Lim, Jong-Seung Yi
-
Patent number: 7176533Abstract: Forming a semiconductor device can include forming an insulating layer on a semiconductor substrate including a conductive region thereof, wherein the insulating layer has a contact hole therein exposing a portion of the conductive region. A polysilicon contact plug can be formed in the contact hole wherein at least a portion of the polysilicon contact plug is doped with an element having a diffusion coeffient that is less than a diffusion coefficient of phosphorus (P). Related structures are also discussed.Type: GrantFiled: November 4, 2004Date of Patent: February 13, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Ae Chung, Myoung-Bum Lee, Young-Pil Kim, Jin-Gyun Kim, Bean-Jun Jin
-
Patent number: 7164177Abstract: A multi-level memory cell including a substrate, a tunneling dielectric layer, a charge-trapping layer, a top dielectric layer, a gate and a pair of source/drain regions is provided. The tunneling dielectric layer, the charge-trapping layer and the top dielectric layer are sequentially formed between the substrate and the gate. The top dielectric layer has at least two portions, and the top dielectric layer in each portion has a different thickness. The source/drain regions are disposed in the substrate on each side of the gate. Since the thickness of the top dielectric layer in each portion is different, the electric field strength between the gate and the substrate when a voltage is applied to the memory cell are different in each portion. With the number of charges trapped within the charge-trapping layer different in each portion, a multiple of data bits can be stored within each memory cell.Type: GrantFiled: January 2, 2004Date of Patent: January 16, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Ko-Hsing Chang, Chiu-Tsung Huang
-
Patent number: 7105878Abstract: The active pixel includes a photodiode, a reset transistor, and a pixel output transistor. The photodiode is substantially covered with a protective structure, thus protecting the entire surface of the photodiode from damage. This substantially eliminates potential leakage current sources, which result in dark current. The protective structure has a photodiode contact formed therein to electrically connect the photodiode to the pixel output transistor.Type: GrantFiled: September 20, 2004Date of Patent: September 12, 2006Assignee: OmniVision Technologies, Inc.Inventors: Xinping He, Chih-Huei Wu, Hongli Yang
-
Patent number: 7030498Abstract: A semiconductor device with p-channel MOS transistor having: a gate insulating film of nitrogen-containing silicon oxide; a gate electrode of boron-containing silicon; side wall spacers on side walls of the gate electrode, comprising silicon oxide; an interlayer insulating film having a planarized surface; a wiring trench and a contact via hole formed in the interlayer insulating film; a copper wiring pattern including an underlying barrier layer and an upper level copper region, and filled in the wiring trench; and a silicon carbide layer covering the copper wiring pattern. A semiconductor device has the transistor structure capable of suppressing NBTI deterioration.Type: GrantFiled: September 20, 2004Date of Patent: April 18, 2006Assignee: Fujitsu LimitedInventors: Katsumi Kakamu, Yoshihiro Takao
-
Patent number: 7019379Abstract: A semiconductor device includes a heavily doped layer 25 of p-type formed in the surface of an n-type well 21, an intermediately doped layer 26 of p-type formed to adjoin and surround the heavily p-doped layer 25, and an isolation region 22 formed to surround the heavily p-doped layer 25 and the intermediately p-doped layer 26. The heavily p-doped layer 25 has a higher dopant concentration than the well 21. The intermediately p-doped layer 26 has a higher dopant concentration than the well 21 and a lower dopant concentration than the heavily p-doped layer 25.Type: GrantFiled: November 12, 2003Date of Patent: March 28, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Hirotsugu Honda
-
Patent number: 7009262Abstract: A manufacturing method of a semiconductor device which can decrease the degradation of an element due to plasma in the LDD formation process is provided. The degradation of an element due to plasma is decreased by forming an element having an LDD structure according to a manufacturing method of a semiconductor device using a hard mask. Covering the substrate by an electrically conductive film allover, the density of electric charge accumulated in a gate electrode in the plasma process such as anisotropic etching can be reduced, and the degradation due to plasma process can be reduced.Type: GrantFiled: September 24, 2003Date of Patent: March 7, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Akira Isikawa
-
Patent number: 7002210Abstract: On a semiconductor substrate, a well is formed. In the well, one MOS transistor including a gate electrode, a source region, a source field limiting layer and a source/drain region, and another MOS transistor including a gate electrode, a drain electrode, a drain field limiting layer and a source/drain region are formed. The one and another MOS transistors are connected in series through the source/drain region common to the two transistors. Accordingly, a semiconductor device can be provided in which increase in pattern layout area is suppressed when elements including a high-breakdown voltage MOS transistor are to be connected in series.Type: GrantFiled: July 3, 2003Date of Patent: February 21, 2006Assignee: Renesas Technology Corp.Inventor: Masatoshi Taya
-
Patent number: 6992325Abstract: An active matrix organic electroluminescence display device capable of maintaining the brightness of the organic light emitting diode. The active matrix organic electroluminescence display device comprises a thin film transistor and an organic light emitting diode. By improving the structure of the passivation layer of the thin film transistor to reduce the leakage current occurring in the TFT, the brightness of the organic light emitting diode can be stably maintained.Type: GrantFiled: October 24, 2003Date of Patent: January 31, 2006Assignee: Au Optronics Corp.Inventor: Wei-Pang Huang
-
Patent number: 6967344Abstract: Multi-terminal electronic switching devices comprising a chalcogenide material switchable between a resistive state and a conductive state. The devices include a first terminal, a second terminal and a control terminal. Application of a control signal to the control terminal modulates the conductivity of the chalcogenide material between the first and second terminals and/or the threshold voltage required to switch the chalcogenide material between the first and second terminals from a resistive state to a conductive state. The devices may be used as interconnection devices or signal providing devices in circuits and networks.Type: GrantFiled: March 10, 2003Date of Patent: November 22, 2005Assignee: Energy Conversion Devices, Inc.Inventors: Stanford R. Ovshinsky, Boil Pashmakov
-
Patent number: 6958518Abstract: The present invention provides a semiconductor device and a method of manufacture therefor. The semiconductor device includes a semiconductor substrate having a gate formed there over. The semiconductor device further includes an isolation region having at least one source/drain region formed there over.Type: GrantFiled: June 15, 2001Date of Patent: October 25, 2005Assignee: Agere Systems Inc.Inventor: Ian Wylie
-
Patent number: 6949815Abstract: A semiconductor device has an LSI device provided with a plurality of power supply line connection pads and ground line connection pad in a peripheral edge part of a circuit-formation surface, metal foil leads 5 electrically connected to each of the pads and adhered to the LSI device via an insulation layer, and decoupling capacitors mounted on one surface of the metal foil leads.Type: GrantFiled: December 23, 2003Date of Patent: September 27, 2005Assignee: NEC CorporationInventors: Takao Yamazaki, Toru Mori, Akinobu Shibuya, Shintaro Yamamichi, Yuzo Shimada
-
Patent number: 6946712Abstract: A magnetic memory device includes an SOI substrate having a first semiconductor layer, a first insulating film formed on the first semiconductor layer, and a second semiconductor layer formed on the first insulating film, an element isolation insulating film formed selectively in the second semiconductor layer extending from a surface of the second semiconductor layer with a depth reaching the first insulating film, a switching element formed in the second semiconductor layer, a magneto-resistive element connected to the switching element, a first wiring extending in a first direction at a distance below the magneto-resistive element, and a second wiring formed on the magneto-resistive element and extending in a second direction different from the first direction.Type: GrantFiled: November 6, 2002Date of Patent: September 20, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Yoshiaki Asao
-
Patent number: 6927457Abstract: A circuit structure for connecting a bonding pad with an electrostatic discharge protection circuit. The circuit structure includes a plurality of conductive layers, a first plurality of first vias, a first conductive line, a plurality of second conductive lines and a plurality of second vias. The conductive layers are parallel layers each at a different height level between the bonding pad and a substrate. The first vias connect the bonding pad electrically with a neighboring conductive layer as well as each neighboring conductive layer. The first conductive line connects electrically with the conductive layer nearest the substrate and the drain terminal of an ESD protection circuit. The second conductive lines are parallel lines each at a different height level between the first conductive line and the bonding pad. Each second conductive line connects electrically with the conductive layer at a corresponding height level.Type: GrantFiled: May 20, 2004Date of Patent: August 9, 2005Assignee: United Microelectronics Corp.Inventors: Shao-Chang Huang, Jin-Tau Chou
-
Patent number: 6914295Abstract: The present invention is a semiconductor device comprising a semiconductor body having a top surface and laterally opposite sidewalls formed on a substrate. A gate dielectric layer is formed on the top surface of the semiconductor body and on the laterally opposite sidewalls of the semiconductor body. A gate electrode is formed on the gate dielectric on the top surface of the semiconductor body and adjacent to the gate dielectric on the laterally opposite sidewalls of the semiconductor body.Type: GrantFiled: July 8, 2004Date of Patent: July 5, 2005Assignee: Intel CorporationInventors: Robert S. Chau, Brian S. Doyle, Jack Kavalieros, Douglas Barlage, Suman Datta, Scott A. Hareland
-
Patent number: 6909131Abstract: A word line strap layout structure is described, comprising an isolation post, a word line, a contact and a metal line. The isolation post is located on a substrate between two memory areas. The word line crosses over the substrate and the isolation post, and the contact is located on the word line over the isolation post, wherein the isolation post and the contact are of the same scale in size. The metal line is located over the substrate electrically connecting with the word line via the contact.Type: GrantFiled: May 30, 2003Date of Patent: June 21, 2005Assignee: Macronix International Co., Ltd.Inventors: Chen-Chin Liu, Ken-Hui Chen, Lan-Ting Huang
-
Patent number: 6909140Abstract: A method of forming a flash memory with a protruded floating gate. A substrate is provided. An isolation area and a plurality of patterned conductive layers are sequentially formed on the substrate. The isolation area protrudes from the upper surface of the substrate to isolate the patterned conductive layers. A photo resist layer is formed on the patterned conductive layer. The present invention also provides a flash memory with a protruded floating gate comprised a substrate, a plurality of protruded floating gates, an insulator, and a control gate.Type: GrantFiled: July 12, 2004Date of Patent: June 21, 2005Assignee: Vanguard International Semiconductor Corp.Inventor: Scott Hsu
-
Patent number: 6906389Abstract: An MOS electronic device is formed to reduce drain/gate capacity and to increase cutoff frequency. The device includes a field insulating layer that covers a drain region, delimits an active area with an opening, houses a body region in the active area, and houses a source region in the body region. A portion of the body region between drain and source regions forms a channel region. A polycrystalline silicon structure extends along the edge of the opening, partially on the field insulating and active layers. The polycrystalline silicon structure includes a gate region extending along a first portion of the edge on the channel region and partially surrounding the source region and a non-operative region extending along a second portion of the edge, electrically insulated and at a distance from the gate region.Type: GrantFiled: September 9, 2002Date of Patent: June 14, 2005Assignee: STMicroelectronics S.r.l.Inventors: Riccardo Depetro, Anna Ponza, Antonio Gallerano
-
Patent number: 6879007Abstract: A semiconductor device has at least one high-voltage and low-voltage transistor on a single substrate. The reliability of the high-voltage transistor is enhanced by performing a LDD implantation in only the high-voltage transistor prior to conducting an oxidation process to protect the substrate and gate electrode. After the oxidation process is performed, the low-voltage transistor is subjected to an LDD implantation process. The resultant semiconductor device provides a high-voltage transistor having a deeper LDD region junction depth than the low-voltage transistor, ensuring reliability and performance.Type: GrantFiled: August 8, 2002Date of Patent: April 12, 2005Assignee: Sharp Kabushiki KaishaInventor: Yoshiji Takamura
-
Patent number: 6873021Abstract: A drain-extended MOS transistor in a semiconductor wafer (300) of a first conductivity type comprises a first well (315) of the first conductivity type, operable as the extension of the transistor drain (305) of the first conductivity type, and covered by a first insulator (312) having a first thickness, and further a second well (302) of the opposite conductivity type, intended to contain the transistor source (304) of the first conductivity type, and covered by a second insulator (311) thinner than said first insulator (312). First and second wells form a junction (330) that terminates (320, 321) at the second insulator. The first well has a region (360) in the proximity of the junction termination, which has a higher doping concentration than the remainder of the first well and extends not deeper than the first insulator thickness.Type: GrantFiled: December 2, 2003Date of Patent: March 29, 2005Assignee: Texas Instruments IncorporatedInventors: Jozef C. Mitros, Imran Khan, Taylor R. Efland
-
Patent number: 6864547Abstract: The present invention provides a semiconductor device and a method of manufacture therefor. The semiconductor device includes a channel region located in a semiconductor substrate and a trench located adjacent a side of the channel region. The semiconductor device further includes an isolation structure located in the trench, and a source/drain region located over the isolation structure.Type: GrantFiled: June 15, 2001Date of Patent: March 8, 2005Assignee: Agere Systems Inc.Inventors: John A. Michejda, Ian Wylie
-
Patent number: 6853535Abstract: A bottom electrode structure and manufacturing method is described for producing crystallographically textured iridium electrodes for making textured PZT capacitors that enables enhanced ferroelectric memory performance. The use of seed layers originating from hexagonal crystal structures with {0001} texture provides a smooth surface for growth of {111} textured iridium, which exhibits the face-centered cubic (“FCC”) structure. This seeding technique results in {111} textured iridium with a small surface roughness relative to the film thickness. The highly textured iridium supports {111} textured PZT dielectric layer growth. Textured PZT exhibits enhanced switched polarization, reduced operating voltage and also improves the reliability of PZT capacitors used in FRAM® memory and other microelectronic devices.Type: GrantFiled: July 3, 2002Date of Patent: February 8, 2005Assignee: Ramtron International CorporationInventors: Glen Fox, Thomas Davenport
-
Patent number: 6844602Abstract: The present invention discloses semiconductor device which comprises a metal gate electrode surrounded by polysilicon layers and a gate insulating film whose edges are thicker than the center portion formed according to a reoxidation process using a thermal process before the formation of an ion implantation region in a process for forming the metal gate electrode using a replacement process and method for manufacturing the same.Type: GrantFiled: April 1, 2004Date of Patent: January 18, 2005Assignee: Hynix Semiconductor, Inc.Inventor: Ho Yup Kwon
-
Patent number: 6841837Abstract: A semiconductor device has: a gate insulator film of a transistor formed in a predetermined region on a region of a first conductivity type; a gate electrode of the transistor formed on the gate insulator film; a diffusion layer of a second conductivity type formed on both sides of the gate insulator film on the region of the first conductivity type; and a diffusion layer of the first conductivity type formed on the region of the first conductivity type so as to surround the gate insulator film and the diffusion layer of the second conductivity type. The diffusion layer of the first conductivity type has a higher impurity concentration than the region of the first conductivity type. In such a semiconductor device, the diffusion layer of the first conductivity type is formed so as to be separated from the gate insulator film.Type: GrantFiled: January 25, 2001Date of Patent: January 11, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yukihiro Inoue
-
Patent number: 6835982Abstract: A SOI MOSFET 10 may be formed from silicon single crystal as a substrate body that is formed on an embedded oxide film 11. For example, a P-type body 12, a channel section 13, and N-type source region 14 and drain region 15 are formed therein. Low concentration N-type extension regions 18, a gate electrode 17 provided through a gate dielectric layer 16 and sidewalls 19 are formed therein. A body terminal 101 in which a resistance (body resistance) Rb between itself and a body is positively increased is provided, and the body terminal 101 is connected to a source region 14. This structure realizes a SOI MOSFET with a BTS (Body-Tied-to-Source) operation accompanied by a transient capacitive coupling of a body during a circuit operation.Type: GrantFiled: June 27, 2002Date of Patent: December 28, 2004Assignee: Seiko Epson CorporationInventor: Michiru Hogyoku
-
Patent number: 6831313Abstract: A ferroelectric memory (436) includes a plurality of memory cells (73, 82, 100) each containing a ferroelectric thin film (15) including a microscopically composite material having a ferroelectric component (18) and a dielectric component (19), the dielectric component being a different chemical compound than the ferroelectric component. The dielectric component is preferably a fluxor, i.e., a material having a higher crystallization velocity than the ferroelectric component. The addition of the fluxor permits a ferroelectric thin film to be crystallized at a temperature of between 400° C. and 550° C.Type: GrantFiled: July 22, 2003Date of Patent: December 14, 2004Assignees: Symetrix Corporation, Matsushita Electric Industrial Co., Ltd.Inventors: Kiyoshi Uchiyama, Carlos A. Paz de Araujo, Vikram Joshi, Narayan Solayappan, Jolanta Celinska, Larry D. McMillan
-
Patent number: 6822301Abstract: A process for fabricating a semiconductor structure, wherein the semiconductor structure includes a core region and a periphery region. The core region includes a plurality of transistors and the periphery region includes a plurality of transistors. The process includes depositing a middle-of-line liner using plasma enhanced chemical vapor deposition overlying the semiconductor structure. By using a plasma enhanced chemical vapor deposition the amount of MOL liner deposited in the core region and the periphery region can be controlled depending on the distances between transistors in the core region and periphery region.Type: GrantFiled: July 31, 2002Date of Patent: November 23, 2004Assignee: Infineon Technologies AGInventors: Michael Maldei, Jinhwan Lee, Guenter Gerstmeier, Brian Cousineau, Jon S. Berry, II, Steven M. Baker, Malati Hedge
-
Patent number: 6818950Abstract: In cellular MOSFET transistor arrays using a geometric gate construction, deleterious inherent capacitance induced by the construction is substantially reduced by the use of plugs in between adjacent source regions of transistor source rows and adjacent drain regions of transistor drain rows of the array. Embodiments using field oxide, thicker step gate oxide, dielectric materials in a floating gate construction, and shallow trench isolation region plugs are described.Type: GrantFiled: May 13, 2003Date of Patent: November 16, 2004Assignee: Micrel, Inc.Inventor: Shekar Mallikarjunaswamy
-
Patent number: 6818958Abstract: The oxide atop a P pad below the gate electrode has a cut completely through the oxide atop the P pad to prevent the drift of contamination ions, such as sodium ions from the periphery of a MOSgated device to the periphery of the active area, thus stabilizing the device threshold voltage under high temperature reverse bias. The cut may be filled with metal.Type: GrantFiled: April 10, 2002Date of Patent: November 16, 2004Assignee: International Rectifier CorporationInventor: Kyle Spring
-
Patent number: 6787840Abstract: A semiconductor chip having a plurality of flash memory devices, shallow trench isolation in the periphery region, and LOCOS isolation in the core region. A hard mask is used first to create the shallow trench isolation. The LOCOS isolation is then created. Subsequent etching is used to remove stringers. The flash memory is able to use shallow trench isolation to limit encroachment. The flash memory may also have a nitridated tunnel oxide barrier layer. A hard mask is used to prevent nitride contamination of the gate oxide layer. Periphery stacks have hate oxide layers of different thicknesses.Type: GrantFiled: January 27, 2000Date of Patent: September 7, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Tuan Duc Pham, Mark T. Ramsbey, Yu Sun, Chi Chang
-
Patent number: 6762466Abstract: A circuit structure for connecting a bonding pad with an electrostatic discharge protection circuit. The circuit structure includes a plurality of conductive layers, a first plurality of first vias, a first conductive line, a plurality of second conductive lines and a plurality of second vias. The conductive layers are parallel layers each at a different height level between the bonding pad and a substrate. The first vias connect the bonding pad electrically with a neighboring conductive layer as well as each neighboring conductive layer. The first conductive line connects electrically with the conductive layer nearest the substrate and the drain terminal of an ESD protection circuit. The second conductive lines are parallel lines each at a different height level between the first conductive line and the bonding pad. Each second conductive line connects electrically with the conductive layer at a corresponding height level.Type: GrantFiled: April 11, 2002Date of Patent: July 13, 2004Assignee: United Microelectronics Corp.Inventors: Shao-Chang Huang, Jin-Tau Chou
-
Publication number: 20040129987Abstract: A ferroelectric memory (436) includes a plurality of memory cells (73, 82, 100) each containing a ferroelectric thin film (15) including a microscopically composite material having a ferroelectric component (18) and a dielectric component (19), the dielectric component being a different chemical compound than the ferroelectric component. The dielectric component is preferably a fluxor, i.e., a material having a higher crystallization velocity than the ferroelectric component. The addition of the fluxor permits a ferroelectric thin film to be crystallized at a temperature of between 400° C. and 550° C.Type: ApplicationFiled: July 22, 2003Publication date: July 8, 2004Inventors: Kiyoshi Uchiyama, Carlos A. Paz de Araujo, Vikram Joshi, Narayan Solayappan, Jolanta Celinska, Larry D. McMillan
-
Patent number: 6744113Abstract: In a trench (2), an oxynitride film (31ON1) and a silicon oxide film (31O1) are positioned between a doped silicon oxide film (31D) and a substrate (1), and a silicon oxide film (31O2) is positioned closer to the entrance of the trench (2) than the doped silicon oxide film (31D). The oxynitride film (31ON1) is formed by a nitridation process utilizing the silicon oxide film (31O1). The vicinity of the entrance of the trench (2) is occupied by the silicon oxide films (31O1, 31O2) and the oxynitride film (31ON1).Type: GrantFiled: March 4, 2003Date of Patent: June 1, 2004Assignee: Renesas Technology Corp.Inventors: Takashi Kuroi, Tomohiro Yamashita, Katsuyuki Horita
-
Patent number: 6713822Abstract: Provides a semiconductor device that can separate components easily. Gate electrode 42 is formed only within component forming region 32, and gate electrode 42 and aluminum wiring 48 are connected in component forming region 32. Therefore, there is almost no inversion of the surface of the semiconductor substrate 36 that is under field oxide film 38 due to the voltage of the concerned connection area and gate electrode 42. Also, there is interlayer film 44 between aluminum wiring 48 and field oxide film 38, so there is almost no inversion of the surface of the semiconductor substrate 36 that is under field oxide film 38 due to the voltage of aluminum wiring 48. Therefore, it is possible to separate components without increasing overall length L1 of field oxide film 38, increasing the film thickness of field oxide film 38, or increasing the concentration of channel stop ions implanted into the surface of the semiconductor substrate 36 that is under field oxide film 38.Type: GrantFiled: May 11, 2001Date of Patent: March 30, 2004Assignee: Rohm Co., Ltd.Inventor: Noriyuki Shimoji
-
Patent number: 6713347Abstract: A process for the manufacturing of an integrated circuit including a low operating voltage, high-performance logic circuitry and an embedded memory device having a high operating voltage higher than the low operating voltage of the logic circuitry, providing for: on first portions of a semiconductor substrate, forming a first gate oxide layer for first transistors operating at the high operating voltage; on second portions of the semiconductor substrate, forming a second gate oxide layer for memory cells of the memory device; on the first and second gate oxide layers, forming from a first polysilicon layer gate electrodes for the first transistors, and floating-gate electrodes for the memory cells; forming over the floating-gate electrodes of the memory cells a dielectric layer; on third portions of the semiconductor substrate, forming a third gate oxide layer for second transistors operating at the low operating voltage; on the dielectric layer and on the third portions of the semiconductor substrate, forminType: GrantFiled: May 29, 2002Date of Patent: March 30, 2004Assignee: STMicroelectronics S.r.l.Inventors: Paolo Giuseppe Cappelletti, Alfonso Maurelli
-
Patent number: 6707082Abstract: In a ferroelectric transistor containing two source/drain zones with a channel region disposed there-between, a first dielectric intermediate layer containing Al2O3 is disposed on a surface of the channel region. A ferroelectric layer and a gate electrode are disposed above the first dielectric intermediate layer. The utilization of Al2O3 in the first dielectric intermediate layer results in the suppression of tunneling of compensation charges from the channel region into the first dielectric layer and thereby improves the time for data storage.Type: GrantFiled: March 28, 2002Date of Patent: March 16, 2004Assignee: Infineon TechnologiesInventors: Thomas Peter Haneder, Harald Bachhofer, Eugen Unger
-
Patent number: 6700167Abstract: A semiconductor device includes a semiconductor substrate, a silicon oxide layer formed on the semiconductor substrate, a gate electrode formed over the silicon oxide layer, and a side wall structure formed over the silicon oxide layer and adjacent the gate electrode. In one configuration, the thickness of the silicon oxide layer under the sidewall structure is thicker than the thickness of the silicon oxide layer under the gate electrode.Type: GrantFiled: December 17, 2002Date of Patent: March 2, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Masahiro Yoshida, Shunichi Tokitoh
-
Publication number: 20040038467Abstract: A trench MIS device is formed in a P-epitaxial layer that overlies an N-epitaxial layer and an N+ substrate. In one embodiment, the device includes a thick oxide layer at the bottom of the trench and an N-type drain-drift region that extends from the bottom of the trench to the N-epitaxial layer. The thick insulating layer reduces the capacitance between the gate and the drain and therefore improves the ability of the device to operate at high frequencies. Preferably, the drain-drift region is formed at least in part by fabricating spacers on the sidewalls of the trench and implanting an N-type dopant between the sidewall spacers and through the bottom of the trench. The thick bottom oxide layer is formed on the bottom of the trench while the sidewall spacers are still in place. The drain-drift region can be doped more heavily than the conventional “drift region” that is formed in an N-epitaxial layer. Thus, the device has a low on-resistance.Type: ApplicationFiled: June 4, 2003Publication date: February 26, 2004Applicant: Siliconix incorporatedInventors: Mohamed N. Darwish, Kyle W. Terrill, Jainhai Qi
-
Patent number: 6686623Abstract: An active region, a source region, and a drain region are formed on a single crystal semiconductor substrate or a single crystal semiconductor thin film. Impurity regions called pinning regions are formed in striped form in the active region so as to reach both of the source region and the drain region. Regions interposed between the pinning regions serve as channel forming regions. A tunnel oxide film, a floating gate, a control gate, etc. are formed on the above structure. The impurity regions prevent a depletion layer from expanding from the source region toward the drain region.Type: GrantFiled: November 16, 1998Date of Patent: February 3, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 6686635Abstract: A method for forming transistors static-random-access-memory. The method comprises the steps of: providing a substrate which at least comprises a cell area and periphery area, wherein the cell area comprises a first P-type region, a second P-type region, a first N-type region and a second N-type region, the periphery area comprises numerous periphery P-type regions and numerous periphery N-type regions; covering the first P-type region, the second P-type region and the periphery P-type regions by a first photoresist; forming numerous N-type sources and numerous N-type drains in the first P-type region, the second P-type region and the periphery P-type regions. Remove the first photoresist.Type: GrantFiled: January 3, 2002Date of Patent: February 3, 2004Assignee: United Microelectronics Corp.Inventor: Chih-Yuan Hsiao
-
Patent number: 6677651Abstract: A semiconductor device includes a semiconductor substrate, a silicon oxide layer formed on the semiconductor substrate, a gate electrode formed over the silicon oxide layer, and a side wall structure formed over the silicon oxide layer and adjacent the gate electrode. In one configuration, the thickness of the silicon oxide layer under the sidewall structure is thicker than the thickness of the silicon oxide layer under the gate electrode.Type: GrantFiled: December 17, 2002Date of Patent: January 13, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Masahiro Yoshida, Shunichi Tokitoh
-
Patent number: 6667524Abstract: A first semiconductor element is a transistor for use in a memory cell region, and a second semiconductor element is a transistor for use in a peripheral circuit region. A first total impurity concentration of a first impurity diffusion region and a second impurity diffusion region of the first semiconductor element is higher than a second total impurity concentration of a fifth impurity diffusion region of the second semiconductor element. Thus, a semiconductor device with semiconductor elements having different threshold voltages is obtained.Type: GrantFiled: February 11, 2003Date of Patent: December 23, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kiyohiko Sakakibara
-
Patent number: 6642557Abstract: A MOSFET structure in which the channel region is contiguous with the semiconductor substrate while the source and drain junctions are substantially isolated from the substrate, includes a dielectric volume formed adjacent and subjacent to portions of the source and drain regions. In a further aspect of the invention, a process for forming an isolated junction in a bulk semiconductor includes forming a dielectric volume adjacent and subjacent to portions of the source and drain regions.Type: GrantFiled: April 9, 1999Date of Patent: November 4, 2003Assignee: Intel CorporationInventor: Chunlin Liang