Semiconductor Is Selenium Or Tellurium In Elemental Form Patents (Class 257/42)
-
Patent number: 7999255Abstract: A method of depositing a film of a metal chalcogenide including the steps of: contacting an isolated hydrazinium-based precursor of a metal chalcogenide and a solvent having therein a solubilizing additive to form a solution of a complex thereof; applying the solution of the complex onto a substrate to produce a coating of the solution on the substrate; removing the solvent from the coating to produce a film of the complex on the substrate; and thereafter annealing the film of the complex to produce a metal chalcogenide film on the substrate. Also provided is a process for preparing an isolated hydrazinium-based precursor of a metal chalcogenide as well as a thin-film field-effect transistor device using the metal chalcogenides as the channel layer.Type: GrantFiled: August 27, 2009Date of Patent: August 16, 2011Assignee: International Business Machines CorporationInventors: David B. Mitzi, Matthew W. Copel
-
Publication number: 20110193045Abstract: Techniques for forming a phase change memory cell. An example method includes forming a bottom electrode within a substrate. The method includes forming a phase change layer above the bottom electrode. The method includes forming a capping layer and an insulator layer. The method includes crystallizing the phase change material in the phase change layer so that the phase change layer is void free. The method further comprises heating the phase change material in the phase change layer from the bottom electrode and as a result the phase change layer is crystallized from the bottom to the top. In one embodiment, a rapid thermal anneal (RTA) is applied for crystallizing the phase change material.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Applicant: International Business Machines CorporationInventors: Alejandro G. Schrott, Chung H. Lam, Stephen M. Rossnagel
-
Publication number: 20110180775Abstract: A programmable metallization device, comprises a first electrode; a memory layer electrically coupled to the first electrode and adapted for electrolytic formation and destruction of a conducting bridge therethrough; an ion-supplying layer containing a source of ions of a first metal element capable of diffusion into and out of the memory layer; a conductive ion buffer layer between the ion-supplying layer and the memory layer, and which allows diffusion therethrough of said ions; and a second electrode electrically coupled to the ion-supplying layer. Circuitry is coupled to the device to apply bias voltages to the first and second electrodes to induce creation and destruction of conducting bridges including the first metal element in the memory layer. The ion buffer layer can improve retention of the conducting bridge by reducing the likelihood that the first metallic element will be absorbed into the ion supplying layer.Type: ApplicationFiled: January 25, 2010Publication date: July 28, 2011Applicant: Macronix International Co., Ltd.Inventors: Yuyu LIN, Feng-Ming Lee, Yi-Chou Chen
-
Publication number: 20110168966Abstract: A method for formation of a phase change memory (PCM) cell includes depositing amorphous phase change material in a via hole, the via hole comprising a bottom and a top, such that the amorphous phase change material is grown on an electrode located at the bottom of the via hole; melt-annealing the amorphous phase change material; and crystallizing the phase change material starting at the electrode at the bottom of the via hole and ending at the top of the via hole.Type: ApplicationFiled: January 8, 2010Publication date: July 14, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chung Hon Lam, Alejandro G. Schrott
-
Patent number: 7977674Abstract: A phase change memory device and a method of fabricating the same are provided. A phase change material layer of the phase change memory device is formed of germanium (Ge)-antimony (Sb)-Tellurium (Te)-based Ge2Sb2+xTe5 (0.12?x?0.32), so that the crystalline state is determined as a stable single phase, not a mixed phase of a metastable phase and a stable phase, in phase transition between crystalline and amorphous states of a phase change material, and the phase transition according to increasing temperature directly transitions to the single stable phase from the amorphous state. As a result, set operation stability and distribution characteristics of set state resistances of the phase change memory device can be significantly enhanced, and an amorphous resistance can be maintained for a long time at a high temperature, i.e., around crystallization temperature, and thus reset operation stability and rewrite operation stability of the phase change memory device can be significantly enhanced.Type: GrantFiled: September 29, 2008Date of Patent: July 12, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Sung Min Yoon, Byoung Gon Yu, Seung Yun Lee, Young Sam Park, Kyu Jeong Choi, Nam Yeal Lee
-
Publication number: 20110163306Abstract: A radiation detector of this invention has a curable synthetic resin film covering exposed surfaces of a radiation sensitive semiconductor layer, a carrier selective high resistance film and a common electrode, in which a material allowing no chloride to mix in is used in a manufacturing process of the curable synthetic resin film. This prevents pinholes and voids from being formed by chlorine ions in the carrier selective high resistance film and semiconductor layer. Also a protective film which does not transmit ionic materials may be provided between the exposed surface of the common electrode and the curable synthetic resin film, thereby to prevent the carrier selective high resistance film from being corroded by chlorine ions included in the curable synthetic resin film, and to prevent an increase of dark current flowing through the semiconductor layer.Type: ApplicationFiled: September 10, 2008Publication date: July 7, 2011Inventors: Shingo Furui, Toshinori Yoshimuta, Junichi Suzuki, Koji Watadani, Satoru Morita
-
Publication number: 20110163305Abstract: An X-ray detector 1 includes: an X-ray conversion layer 17 which is made of amorphous selenium and absorbs incident radiation and generates charges; a common electrode 23 provided on a surface on the side on which radiation is made incident of the X-ray conversion layer 17; and a signal readout substrate 2 on which a plurality of pixel electrodes 7 for collecting charges generated by the X-ray conversion layer 17 are arrayed, and further includes: an electric field relaxation layer 13 provided between the X-ray conversion layer 17 and the signal readout substrate 2 and containing arsenic and lithium fluoride; a crystallization suppressing layer 11 provided between the electric field relaxation layer 13 and the signal readout substrate 2 and containing arsenic; and a first thermal property enhancement layer 15 provided between the electric field relaxation layer 13 and the X-ray conversion layer 17 and containing arsenic.Type: ApplicationFiled: July 23, 2009Publication date: July 7, 2011Applicant: Hammamatsu Photonics K.K.Inventors: Koichi Ogusu, Osamu Nakane, Yasunori Igasaki, Yoshinori Okamura, Tadaaki Hirai
-
Publication number: 20110155984Abstract: A Zinc Oxide (ZnO) layer deposited using Atomic Layer Deposition (ALD) over a phase-change material forms a self-selected storage device. The diode formed at the ZnO/GST interface shows both rectification and storage capabilities within the PCM architecture.Type: ApplicationFiled: December 31, 2009Publication date: June 30, 2011Inventors: Andrea Redaelli, Agostino Pirovano
-
Patent number: 7968876Abstract: Memory devices are described along with methods for manufacturing. A device as described herein includes a substrate having a first region and a second region. The first region comprises a first field effect transistor comprising first and second doped regions separated by a horizontal channel region within the substrate, a gate overlying the horizontal channel region, and a first dielectric covering the gate of the first field effect transistor. The second region of the substrate includes a second field effect transistor comprising a first terminal extending through the first dielectric to contact the substrate, a second terminal overlying the first terminal and having a top surface, and a vertical channel region separating the first and second terminals. The second field effect transistor also includes a gate on the first dielectric and adjacent the vertical channel region, the gate having a top surface that is co-planar with the top surface of the second terminal.Type: GrantFiled: May 22, 2009Date of Patent: June 28, 2011Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Chung Hon Lam
-
Patent number: 7968862Abstract: A phase change memory element and method of forming the same. The memory element includes a substrate supporting a first electrode. An insulating material element is positioned over the first electrode, and a phase change material layer is formed over the first electrode and surrounding the insulating material element such that the phase change material layer has a lower surface that is in electrical communication with the first electrode. The memory element also has a second electrode in electrical communication with an upper surface of the phase change material layer.Type: GrantFiled: March 9, 2009Date of Patent: June 28, 2011Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 7960726Abstract: A method of depositing a film of a metal chalcogenide including the steps of: contacting an isolated hydrazinium-based precursor of a metal chalcogenide and a solvent having therein a solubilizing additive to form a solution of a complex thereof; applying the solution of the complex onto a substrate to produce a coating of the solution on the substrate; removing the solvent from the coating to produce a film of the complex on the substrate; and thereafter annealing the film of the complex to produce a metal chalcogenide film on the substrate. Also provided is a process for preparing an isolated hydrazinium-based precursor of a metal chalcogenide as well as a thin-film field-effect transistor device using the metal chalcogenides as the channel layer.Type: GrantFiled: August 27, 2009Date of Patent: June 14, 2011Assignee: International Business Machines CorporationInventors: David B. Mitzi, Matthew W. Copel
-
Publication number: 20110127485Abstract: Subject matter disclosed herein relates to a method of manufacturing a semiconductor integrated circuit device, and more particularly to a method of fabricating a phase change memory device.Type: ApplicationFiled: November 30, 2009Publication date: June 2, 2011Inventors: Soonwoo Cha, Tim Minvielle, Jong-Won Lee, Jinwook Lee
-
Patent number: 7939816Abstract: Provided are a multi-bit memory device having resistive material layers as a storage node, and methods of manufacturing and operating the same. The memory device includes a substrate, a transistor formed on the substrate, and a storage node coupled to the transistor, wherein the storage node includes: a lower electrode connected to the substrate; a first phase change layer formed on the lower electrode; a first barrier layer overlying the first phase change layer; a second phase change layer overlying the first barrier layer; and an upper electrode formed on the second phase change layer.Type: GrantFiled: March 31, 2010Date of Patent: May 10, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-hyun Lee
-
Patent number: 7927911Abstract: A method for fabricating a multi-layer phase change memory device includes forming a phase change memory layer including a plurality of phase change memory elements on a word line formed on a plurality of semiconductor devices on a first semiconductor substrate, each phase change element having a notch formed at an upper surface thereof, forming an access device layer including plurality of access devices on a second semiconductor substrate, each access device having a conductive bump formed thereon, and combining the first and second semiconductor substrates and slidably inserting and locking each conductive bump of the plurality of access devices into each notch of the plurality of phase change memory elements to electrically connect the access devices to the phase change memory elements.Type: GrantFiled: August 28, 2009Date of Patent: April 19, 2011Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Kuan-Neng Chen
-
Publication number: 20110079278Abstract: A photovoltaic semiconductor solution comprising at least an equimolar mixture of cadmium, tellurium, gallium and indium; propylene glycol flux; carbon; resin in an organic solvent; strontium titanate; and high molecular weight polymer. The photovoltaic semiconductor solution provides charged free electrons on application of light to the photovoltaic semiconductor solution. Another embodiment relates to a solar cell comprising first and second electrode layers; a photovoltaic semiconductor layer disposed between the first and second electrodes; a first membrane disposed between the first electrode and the semiconductor layer and a second membrane disposed between the second electrode and the semiconductor layer. The first membrane is an electron acceptor layer and the second membrane in an insulator. The PV semiconductor layer includes the PV semiconductor solution. Each of the layers of the solar cell are formed on a substrate.Type: ApplicationFiled: February 6, 2009Publication date: April 7, 2011Inventor: John DUNKLEY
-
Publication number: 20110073829Abstract: A phase change memory device having a heater that exhibits a temperature dependent resistivity which provides a way of reducing a reset current is presented. The phase change memory device includes a phase change pattern and a heating electrode contacted with the phase change pattern. The heating electrode includes a smart heating electrode such that the smart heating layer is formed of a conduction material that exhibits an increase in resistance as a function of an increase in temperature, i.e., a positive temperature dependent resistivity.Type: ApplicationFiled: December 24, 2009Publication date: March 31, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hae Chan PARK, Se Ho LEE
-
Patent number: 7888166Abstract: Embodiments of the present invention provide a method that includes providing wafer including multiple cells, each cell including at least one emitter. The method further includes performing a lithographic operation in a word line direction of the wafer across the cells to form pre-heater element arrangements, performing a lithographic operation in a bit line direction of the wafer across the pre-heater element arrangements to form a pre-heater element adjacent each emitter, and performing a lithographic operation in the word line direction across a portion of the pre-heater elements to form a heater element adjacent each emitter. Other embodiments are also described.Type: GrantFiled: March 15, 2010Date of Patent: February 15, 2011Assignee: Marvell World Trade Ltd.Inventors: Pantas Sutardja, Albert Wu, Runzi Chang, Chien-Chuan Wei, Winston Lee, Peter Lee
-
Publication number: 20110012081Abstract: A semiconductor memory device includes a first conductive line, a second conductive line crossing over the first conductive line, a resistance variation part disposed at a position in which the second conductive line intersects with the first conductive line and electrically connected to the first conductive line and the second conductive line and a mechanical switch disposed between the resistance variation part and the second conductive line. The mechanical switch includes a nanotube.Type: ApplicationFiled: June 24, 2010Publication date: January 20, 2011Inventors: HongSik YOON, Jinshi Zhao, Ingyu Baek, Hyunjun Sim, MInyoung Park
-
Publication number: 20110001112Abstract: A nonvolatile memory device according to an embodiment of the present invention includes a first wire that extends in a first direction, a second wire that is formed at a height different from the first wire and extends in a second direction, and a nonvolatile memory cell that is arranged to be sandwiched between the first wire and the second wire at a position at which the first wire and the second wire intersect with each other. The nonvolatile memory cell includes a structure in which a nonvolatile storage element is sandwiched by semiconductor layers having different polarities.Type: ApplicationFiled: January 13, 2010Publication date: January 6, 2011Inventor: Masahiro KIYOTOSHI
-
Publication number: 20100327277Abstract: Device and method of forming a device in which a substrate (10) is fabricated with at least part of an electronic circuit for processing signals. A bulk single crystal material (14) is formed on the substrate, either directly on the substrate (10) or with an intervening thin film layer or transition region (12). A particular application of the device is for a radiation detector.Type: ApplicationFiled: September 13, 2010Publication date: December 30, 2010Applicant: DURHAM SCIENTIFIC CRYSTALS LIMITEDInventors: Arnab Basu, Max Robinson, Benjamin John Cantwell, Andy Brinkman
-
Publication number: 20100327252Abstract: A phase change memory apparatus is provided that includes a first electrode of a bar type having a trench formed on an active region of a semiconductor substrate, a second electrode formed in a bottom portion of the trench, and a bottom electrode contact formed on the second electrode.Type: ApplicationFiled: December 28, 2009Publication date: December 30, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jang Uk LEE
-
Method and system for passivation of defects in mercury cadmium telluride based optoelectric devices
Publication number: 20100327276Abstract: Apparatus and method to improve the operating parameters of HgCdTe-based optoelectric devices by the addition of hydrogen to passivate dislocation defects. A chamber and a UV light source are provided. The UV light source is configured to provide UV radiation within the chamber. The optoelectric device, which may comprise a HgCdTe semiconductor, is placed into the chamber and may be held in position by a sample holder. Hydrogen gas is introduced into the chamber. The material is irradiated within the chamber by the UV light source with the device and hydrogen gas present within the chamber to cause absorption of the hydrogen into the material.Type: ApplicationFiled: July 7, 2010Publication date: December 30, 2010Applicant: Amethyst Research, IncInventors: Orin W. Holland, Terry D. Golding, John H. Dinan, Ronald Paul Hellmer -
Publication number: 20100327249Abstract: A phase change memory device having an improved word line resistance and a fabrication method of making the same are presented. The phase change memory device includes a semiconductor substrate, a word line, an interlayer insulation film, a strapping line, a plurality of current paths, a switching element, and a phase change variable resistor. The word line is formed in a cell area of the semiconductor substrate. The interlayer insulation film formed on the word line. The strapping line is formed on the interlayer insulation film such that the strapping line overlaps on top of the word line. The current paths electrically connect together the word line with the strapping line. The switching element is electrically connected to the strapping line. The phase change variable resistor is electrically connected to the switching element.Type: ApplicationFiled: December 11, 2009Publication date: December 30, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Mi Ra CHOI, Jang Uk LEE
-
Publication number: 20100327250Abstract: A phase change memory device having a strain transistor and a method of making the same are presented. The phase change memory device includes a semiconductor substrate, a junction word line, switching diodes, and a strain transistor. The semiconductor substrate includes a cell area and a core/peri area. The junction word line is formed in the cell area of the semiconductor substrate and includes a strain stress supplying layer doped with impurities. The switching diodes are electrically coupled to the junction word line. The strain transistor is formed in the core/peri area of the substrate and acts as a driving transistor.Type: ApplicationFiled: December 18, 2009Publication date: December 30, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Nam Kyun PARK
-
Patent number: 7858980Abstract: A phase change memory structure and method for forming the same, the method including providing a substrate comprising a conductive area; forming a spacer having a partially exposed sidewall region at an upper portion of the spacer defining a phase change memory element contact area; and, wherein the spacer bottom portion partially overlaps the conductive area. Both these two methods can reduce active area of a phase change memory element, therefore, reducing a required phase changing electrical current.Type: GrantFiled: March 1, 2004Date of Patent: December 28, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Li-Shyue Lai, Chao-Hsiung Wang, Denny Tang, Wen-Chin Lin
-
Publication number: 20100320434Abstract: In methods of manufacturing a variable resistance structure and a phase-change memory device, after forming a first insulation layer on a substrate having a contact region, a contact hole exposing the contact region is formed through the first insulation layer. After forming a first conductive layer on the first insulation layer to fill up the contact hole, a first protection layer pattern is formed on the first conductive layer. The first conductive layer is partially etched to form a contact and to form a pad on the contact. A second protection layer is formed on the first protection layer pattern, and then an opening exposing the pad is formed through the second protection layer and the first protection layer pattern. After formation of a first electrode, a phase-change material layer pattern and a second electrode are formed on the first electrode and the second protection layer.Type: ApplicationFiled: August 20, 2010Publication date: December 23, 2010Inventors: Suk-Hun Choi, Chang-Ki Hong, Yoon-Ho Son, Jang-Eun Heo
-
Patent number: 7851791Abstract: Provided is a thin film transistor (TFT) which uses CIS (CuInSe2), including Se, which is a chalcogen-based material, and can provide a rectifying function, and electric and optical switching functions of a diode. The TFT according to the present invention includes, a substrate, a gate electrode formed on a portion of the substrate, an insulating layer covering the substrate and a gate electrode, a plurality of CIS (CuInSe2) films formed on the insulating layer so as to cover the region where the gate electrode is formed; and source/drain regions separated from each other so as to comprise a trench exposing a portion of a surface of the CIS films.Type: GrantFiled: February 7, 2008Date of Patent: December 14, 2010Assignee: Electronics and Telecommunications Research InstituteInventors: Sang Su Lee, Kibong Song, Jeong Dae Suh, Keongam Kim, Doo-Hee Cho
-
Patent number: 7834337Abstract: A phase-change memory device including a memory cell having a memory element and a select transistor is improved in heat resistance so that it may be operable at 145° C. or higher. The memory layer is used which has a content of Zn or Cd of 20 at % or more and 50 at % or less, a content of Ge or Sb of 5 at % or more and 25 at % or less, and a content of Te of 40 at % or more and 65 at % or less in Zn-Ge-Te.Type: GrantFiled: December 20, 2004Date of Patent: November 16, 2010Assignee: Renesas Electronics CorporationInventors: Norikatsu Takaura, Motoyasu Terao, Hideyuki Matsuoka, Kenzo Kurotsuchi
-
Patent number: 7825405Abstract: A semiconductor nanocrystal heterostructure has a core of a first semiconductor material surrounded by an overcoating of a second semiconductor material. Upon excitation, one carrier can be substantially confined to the core and the other carrier can be substantially confined to the overcoating.Type: GrantFiled: June 12, 2008Date of Patent: November 2, 2010Assignee: Massachusetts Institute of TechnologyInventors: Sungjee Kim, Moungi G. Bawendi
-
Patent number: 7816660Abstract: A lateral phase change memory includes a pair of electrodes separated by an insulating layer. The first electrode is formed in an opening in an insulating layer and is cup-shaped. The first electrode is covered by the insulating layer which is, in turn, covered by the second electrode. As a result, the spacing between the electrodes may be very precisely controlled and limited to very small dimensions. The electrodes are advantageously formed of the same material, prior to formation of the phase change material region.Type: GrantFiled: April 6, 2006Date of Patent: October 19, 2010Assignee: STMicroelectronics S.r.l.Inventors: Richard Dodge, Guy Wicker
-
Patent number: 7804086Abstract: A phase change memory device includes a silicon substrate having cell and peripheral regions. A first insulation layer with a plurality of holes is formed in the cell region. Recessed cell switching elements are formed in the holes. Heat sinks are formed in the holes in which the cell switching elements are formed, and the heat sinks project out of the first insulation layer. A gate is formed in the peripheral region and has a stack structure of a gate insulation layer, a first gate conductive layer, a second gate conductive layer, and a hard mask layer. A second insulation layer is formed on the surface of the silicon substrate. The second insulation layer has contact holes exposing the heat sinks. Heaters are formed in the contact holes, and stack patterns of a phase change layer and a top electrode are formed on the heaters.Type: GrantFiled: July 15, 2008Date of Patent: September 28, 2010Assignee: Hynix Semiconductor Inc.Inventor: Heon Yong Chang
-
Patent number: 7803657Abstract: In methods of manufacturing a variable resistance structure and a phase-change memory device, after forming a first insulation layer on a substrate having a contact region, a contact hole exposing the contact region is formed through the first insulation layer. After forming a first conductive layer on the first insulation layer to fill up the contact hole, a first protection layer pattern is formed on the first conductive layer. The first conductive layer is partially etched to form a contact and to form a pad on the contact. A second protection layer is formed on the first protection layer pattern, and then an opening exposing the pad is formed through the second protection layer and the first protection layer pattern. After formation of a first electrode, a phase-change material layer pattern and a second electrode are formed on the first electrode and the second protection layer.Type: GrantFiled: December 30, 2009Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Hun Choi, Chang-Ki Hong, Yoon-Ho Son, Jang-Eun Heo
-
Patent number: 7803669Abstract: An organic thin film transistor substrate includes a gate line formed on a substrate, a data line intersecting the gate line and defining a subpixel area, an organic thin film transistor including a gate electrode connected to the gate line, a source electrode connected to the data line, a drain electrode facing the source electrode, and an organic semiconductor layer forming a channel between the source and drain electrodes, a passivation layer parallel with the gate line, for covering the organic semiconductor layer and peripheral regions of the organic semiconductor layer, and a bank insulating layer for determining the position of the organic semiconductor layer and the passivation layer.Type: GrantFiled: June 21, 2007Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Hwan Cho, Bo Sung Kim, Keun Kyu Song
-
Patent number: 7791060Abstract: A semiconductor memory device comprising: first and second wirings arranged in a matrix; and a memory cell being provided at an intersecting point of the first and second wirings and including a resistance change element and an ion conductor element connected to each other in a cascade arrangement between the first and second wirings.Type: GrantFiled: September 27, 2007Date of Patent: September 7, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Hideaki Aochi, Yoshiaki Fukuzumi
-
Publication number: 20100213431Abstract: A phase change memory and a method of manufacture are provided. The phase change memory includes a layer of phase change material treated to increase the hydrophobic nature of the phase change material. The hydrophobic nature of the phase change material improves adhesion between the phase change material and an overlying mask layer. The phase change material may be treated, for example, with a plasma comprising N2, NH3, Ar, He, O2, H2, or the like.Type: ApplicationFiled: November 12, 2009Publication date: August 26, 2010Inventors: Tung-Ti Yeh, Chih-Ming Chen, Chung-Yi Yu, Cheng-Yuan Tsai, Neng-Kuo Chen, Chia-Shiung Tsai
-
Patent number: 7772583Abstract: Memory devices having a plurality of memory cells, with each memory cell including a phase change material having a laterally constricted portion thereof. The laterally constricted portions of adjacent memory cells are vertically offset and positioned on opposite sides of the memory device. Also disclosed are memory devices having a plurality of memory cells, with each memory cell including first and second electrodes having different widths. Adjacent memory cells have the first and second electrodes offset on vertically opposing sides of the memory device. Methods of forming the memory devices are also disclosed.Type: GrantFiled: August 21, 2008Date of Patent: August 10, 2010Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20100193780Abstract: A variable resistance memory cell structure and a method of forming it. The method includes forming a first electrode, forming an insulating material over the first electrode, forming a via in the insulating material to expose a surface of the first electrode, forming a heater material within the via using gas cluster ion beams, forming a variable resistance material within the via, and forming a second electrode such that the heater material and variable resistance material are provided between the first and second electrodes.Type: ApplicationFiled: February 4, 2009Publication date: August 5, 2010Inventor: John Smythe
-
Patent number: 7768031Abstract: To provide a DC drive type inorganic light emitting device excellent in luminous efficiency, provided is a light emitting device, including: a substrate; and a first layer and a second layer laminated on the substrate, in which the second layer is formed of a first portion containing Zn and at least one element chosen from S and Se as its constituent elements; and a second portion containing at least one element chosen from Cu and Ag and at least one element chosen from S and Se as its constituent elements; the first layer is made of a light emitting layer formed of at least one element chosen from S and Se and of Zn; and, in the second layer, the second portion has a cross section parallel to the substrate which tapers toward the first layer.Type: GrantFiled: February 21, 2007Date of Patent: August 3, 2010Assignee: Canon Kabushiki KaishaInventors: Naho Itagaki, Tomoyuki Oike, Tatsuya Iwasaki, Toru Den
-
Patent number: 7763886Abstract: Provided are a doped phase change material and a phase change memory device including the phase change material. The phase change material, which may be doped with Se, has a higher crystallization temperature than a Ge2Sb2Te5 (GST) material. The phase change material may be InXSbYTeZSe100?(X+Y+Z). The index X of indium (In) is in the range of 25 wt %?X?60 wt %. The index Y of antimony (Sb) is in the range of 1 wt %?Y?17 wt %. The index Z of tellurium (Te) is in the range of 0 wt %<Z?75 wt %.Type: GrantFiled: October 31, 2007Date of Patent: July 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-ho Khang, Daniel Wamwangi, Matthias Wuttig, Ki-joon Kim, Dong-seok Suh
-
Publication number: 20100181548Abstract: A solid memory may include a recording layer including Ge, Sb and Te as major components. The recording layer may include a superlattice. The recording layer may include multi-layers each having a parent phase showing a phase transformation in solid-states, the phase transformation causing change in electrical property of the recording layer. The recording layer may include an Sb2Te3 layer that includes at least one period of a first lamination of a first Te-atomic layer, a first Sb-atomic layer, a second Te-atomic layer, a second Sb-atomic layer, and a third Te-atomic layer in these order, a GeTe layer that includes at least one period of a second lamination of a fourth Te-atomic layer and a Ge-atomic layer, and an Sb layer that includes a plurality of Sb-atomic layers.Type: ApplicationFiled: January 20, 2010Publication date: July 22, 2010Applicant: Elpida Memory, Inc.Inventors: Junji Tominaga, Takayuki Shima, Alexander Kolobov, Paul Fons, Robert Simpson
-
Publication number: 20100176365Abstract: A resistance variable memory device includes at least one bottom electrode, a first insulating layer containing a trench which exposes the at least one bottom electrode, and a resistance variable material layer including respective first and second portions located on opposite sidewalls of the trench, respectively, where the first and second portions of the resistance variable material layer are electrically connected to the at least one bottom electrode.Type: ApplicationFiled: January 8, 2010Publication date: July 15, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyeyoung Park, Hyun Suk Kwon, Jin Ho Oh, Yong Ho Ha, Jeong Hee Park
-
Publication number: 20100163822Abstract: A chalcogenide alloy that optimizes operating parameters of an ovonic threshold switch includes an atomic percentage of arsenic in the range of 9 to 39, an atomic percentage of germanium in the range of 10 and 40, an atomic percentage of silicon in the range of 5 and 18, an atomic percentage of nitrogen in the range of 0 and 10, and an alloy of sulfur, selenium, and tellurium. A ratio of sulfur to selenium in the range of 0.25 and 4, and a ration of sulfur to tellurium in the alloy of sulfur, selenium, and tellurium is in the range of 0.11 and 1.Type: ApplicationFiled: December 14, 2009Publication date: July 1, 2010Applicant: STMICROELECTRONICS S.R.L.Inventors: Stanford Ovshinsky, Tyler Lowrey, James D. Reed
-
Patent number: 7741636Abstract: Integrated circuit nonvolatile memory uses programmable resistive elements. In some examples, conductive structures such as electrodes are prepared, and the programmable resistive elements are laid upon the prepared electrodes. This prevents contamination of the programmable resistive elements from previous fabrication steps.Type: GrantFiled: July 14, 2006Date of Patent: June 22, 2010Assignee: Macronix International Co., Ltd.Inventor: ChiaHua Ho
-
Publication number: 20100135060Abstract: A memory device 10 has an arrangement in which a memory thin film 4 is sandwiched between first and second electrodes 2 and 6, the memory thin film 6 contains at least rare earth elements, the memory thin film 4 or a layer 3 in contact with the memory thin film 4 contains any one of elements selected from Cu, Ag, Zn and the memory thin film 4 or the layer 3 in contact with the memory thin film 4 contains any one of elements selected from Te, S, Se. The memory device can record and read information with ease stably, and this memory device can be manufactured easily by a relatively simple manufacturing method.Type: ApplicationFiled: February 10, 2010Publication date: June 3, 2010Applicant: SONY CORPORATIONInventors: Katsuhisa Aratani, Akihiro Maesaka, Akira Kouchiyama, Tomohito Tsushima
-
Publication number: 20100133494Abstract: The invention relates to the use of a material that belongs to the class of lacunar spinels with tetrahedral aggregates of an AM4X8 transition element as the active material for an electronic data non-volatile memory, in which: A comprises at least one of the following elements: Ga, Ge, Zn; M comprises at least one of the following elements: V, Nb, Ta, Mo; and X comprises at least one of the following elements: S, Se.Type: ApplicationFiled: March 12, 2008Publication date: June 3, 2010Inventors: Laurent Cario, Benoit Corraze, Etienne Janod, George Christian Valu, Marie-Paule Besland
-
Patent number: 7718988Abstract: Provided are a multi-bit memory device having resistive material layers as a storage node, and methods of manufacturing and operating the same. The memory device includes a substrate, a transistor formed on the substrate, and a storage node coupled to the transistor, wherein the storage node includes: a lower electrode connected to the substrate; a first phase change layer formed on the lower electrode; a first barrier layer overlying the first phase change layer; a second phase change layer overlying the first barrier layer; and an upper electrode formed on the second phase change layer.Type: GrantFiled: April 6, 2006Date of Patent: May 18, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-hyun Lee
-
Patent number: 7709835Abstract: Embodiments of the present invention provide a method that includes providing wafer including multiple cells, each cell including at least one emitter. The method further includes performing a lithographic operation in a word line direction of the wafer across the cells to form pre-heater element arrangements, performing a lithographic operation in a bit line direction of the wafer across the pre-heater element arrangements to form a pre-heater element adjacent each emitter, and performing a lithographic operation in the word line direction across a portion of the pre-heater elements to form a heater element adjacent each emitter. Other embodiments are also described.Type: GrantFiled: April 1, 2008Date of Patent: May 4, 2010Assignee: Marvell World Trade Ltd.Inventors: Pantas Sutardja, Albert Wu, Runzi Chang, Chien-Chuan Wei, Winston Lee, Peter Lee
-
Publication number: 20100102306Abstract: A multi-level memory cell having a bottom electrode, a first dielectric layer, a plurality of memory material layers, a plurality of second dielectric layers, and an upper electrode is provided. The bottom electrode is disposed in a substrate. The first dielectric layer is disposed on the substrate and has an opening exposing the bottom electrode. The memory material layers are stacked on a sidewall of the first dielectric layer exposed by the opening and are electrically connected to the bottom electrode. The second dielectric layers are respectively disposed between every adjacent two memory material layers and are located on the sidewall of the first dielectric layer. The upper electrode is disposed on the memory material layers. A manufacturing method of the multi-level memory cell is further provided. A multi-bit data can be stored in a single memory cell, and both the process complexity and the cost are reduced.Type: ApplicationFiled: December 16, 2008Publication date: April 29, 2010Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yen-Ya Hsu, Chih-Wei Chen
-
Publication number: 20100096610Abstract: A memory cell includes a current-steering device, a phase-change material disposed thereover, and a heating element and/or a cooling element.Type: ApplicationFiled: October 19, 2009Publication date: April 22, 2010Inventors: Hsingya A. Wang, Daniel R. Shepard, Mac D. Apodaca, Ailian Zhao
-
Publication number: 20100090189Abstract: A device consists a disordered relaxation insulator or/and a polyamorphous solid between two or more electrodes. Invented devices can perform passive, logic and memory functions in an electronic integrated circuit.Type: ApplicationFiled: September 14, 2009Publication date: April 15, 2010Inventor: Semyon D. Savransky