At Least One Layer Of Silicon Oxynitride Patents (Class 257/639)
-
Patent number: 6034403Abstract: A high-density flat cell mask ROM is disclosed. The mask ROM comprises: a semiconductor substrate having a plurality of trenches and each of the trenches is separated to keep a space with each other. A plurality of oxynitride layers is formed on all sidewall and bottom surfaces of those trenches. A plurality of n+-doped polysilicon layers is formed on the oxynitride layers. A n+ doped silicon layer serves as buried bit line formed in the semiconductor substrate and surrounding the trenches. Each of the doped silicon layers is spaced from the n+-doped polysilicon layers by the oxynitride layer. A plurality of thick oxide layers is formed on the n+ polysilicon layers. A plurality of thin oxide layers are formed on the semiconductor substrate and between those thick oxide layer, and each of thin oxide layers is contiguous with the thick oxide layers.Type: GrantFiled: June 25, 1998Date of Patent: March 7, 2000Assignee: Acer Semiconductor Manufacturing, Inc.Inventor: Shye-Lin Wu
-
Patent number: 6002160Abstract: A semiconductor isolation structure comprising: a semiconductor substrate with a plurality of trenches formed therein with substantially vertical sidewalls, the plurality of trenches defining at least one mesa of semiconductor material; wherein only top corners of the mesa have been converted to an oxide containing a heavy ion implant; and an insulator material filling the plurality of trenches.Type: GrantFiled: December 12, 1997Date of Patent: December 14, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Yue Song He, Yowjuang William Liu
-
Patent number: 6001709Abstract: A modified LOCOS isolation process for semiconductor devices is disclosed. First, a shielding layer is formed overlying a semiconductor substrate. The shielding layer is then patterned to form an opening that exposes a portion of the semiconductor substrate for forming a device isolation region. Next, oxygen ions are implanted with a tilt angle into the semiconductor substrate to form a doped region extending to the area under the margin of the shielding layer. A thermal oxidation process is then performed to form a field oxide layer on the semiconductor substrate. Since the oxidation rate of the area under the margin of the shielding layer is increased by the implanted oxygen ions, the bird's beak effect shown in conventional LOCOS process can be eliminated. After that, the shielding layer is removed to complete the fabricating process of this invention.Type: GrantFiled: April 20, 1998Date of Patent: December 14, 1999Assignee: Nanya Technology CorporationInventors: Da-Zen Chuang, Yi-Yu Shi, Po-Sheng Chang
-
Patent number: 5969397Abstract: A composite dielectric layer (102). A first layer (112) of the composite dielectric layer (102) has a small to no nitrogen concentration. A second layer (114) of the composite dielectric layer (102) has a larger nitrogen concentration (e.g., 5-15%). The composite dielectric layer (102) may be used as a thin gate dielectric wherein the second layer (114) is located adjacent a doped gate electrode (110) and has sufficient nitrogen concentration to stop penetration of dopant from the gate electrode (110) to the channel region (108). The first layer (112) is located between the second layer (114) and the channel region (108). The low nitrogen concentration of the first layer (112) is limited so as to not interfere with carrier mobility in the channel region (108).Type: GrantFiled: November 19, 1997Date of Patent: October 19, 1999Assignee: Texas Instruments IncorporatedInventors: Douglas Ticknor Grider, III, Paul Edward Nicollian, Steve Hsia
-
Patent number: 5939763Abstract: A process for growing an ultra-thin dielectric layer for use as a MOSFET gate oxide or a tunnel oxide for EEPROM's is described. A silicon oxynitride layer, with peaks in nitrogen concentration at the wafer-oxynitride interface and at the oxynitride surface and with low nitrogen concentration in the oxynitride bulk, is formed by a series of anneals in nitric oxide and nitrous oxide gas. This process provides precise thickness control, improved interface structure, low density of electron traps, and impedes dopant impurity diffusion from/to the dielectric and substrate. The process is easily integrated into existing manufacturing processes, and adds little increased costs.Type: GrantFiled: September 5, 1996Date of Patent: August 17, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Ming-Yin Hao, Robert Bertram Ogle, Jr., Derick Wristers
-
Patent number: 5831321Abstract: A semiconductor device in which dry etching properties are rendered compatible with satisfactory anti-reflection characteristics in far-infrared lithography the semiconductor device has a semiconductor substrate and an electrode and wire pattern on the substrate. The semiconductor device also has an anti-reflective layer on the substrate which presents a variation in the composition of a constituent element along the film thickness over the semiconductor substrate. The anti-reflective layer is selected from the group consisting of SiO.sub.x, SiN.sub.x and Si.sub.x O.sub.y N.sub.z.Type: GrantFiled: September 11, 1996Date of Patent: November 3, 1998Assignee: Sony CorporationInventor: Tetsuji Nagayama
-
Patent number: 5757059Abstract: An FET isolated on either side by a trench. The FET has a dielectric layer in the isolating trench along at least one side. The dielectric layer which may be an ONO layer has an oxidation catalyst diffused into it. The oxidation catalyst may be potassium. A gate oxide along the side of the FET in close proximity to the ONO layer is thicker than gate oxide between both sides.Type: GrantFiled: July 30, 1996Date of Patent: May 26, 1998Assignee: International Business Machines CorporationInventors: Manfred Hauf, Max G. Levy, Victor Ray Nastasi
-
Patent number: 5668403Abstract: The present invention provides a method of manufacturing a semiconductor device improved so that stress at a boundary between a semiconductor substrate and an element isolation oxide film can be relaxed. In the method, the surface of a semiconductor substrate is oxidized with a nitride film used as a mask to form an element isolation oxide film in the surface of semiconductor substrate. After removing an underlay oxide film and nitride film, semiconductor substrate is heat-treated at a temperature of 950.degree. C. or more. An element is formed in an element region.Type: GrantFiled: September 3, 1996Date of Patent: September 16, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Tatsuya Kunikiyo
-
Patent number: 5627403Abstract: A method for improved adhesion between dielectric material layers at their interface during the manufacture of a semiconductor device, comprising operations for forming a first layer (1) of a dielectric material, specifically silicon oxynitride or silicon nitride, on a circuit structure (7) defined on a substrate of a semiconductor material (6) and subsequently forming a second layer (3) of dielectric material (silicon oxynitride or silicon nitride particularly) overlying the first layer (1). Between the first dielectric material layer and the second, a thin oxide layer (2), silicon dioxide in the preferred embodiment, is formed in contact therewith. This interposed oxide (2) serves an adhesion layer function between two superimposed layers (1,3).Type: GrantFiled: June 6, 1995Date of Patent: May 6, 1997Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Maurizio Bacchetta, Laura Bacci, Luca Zanotti
-
Patent number: 5614745Abstract: A semiconductor device has a contact structure between two conductive layers capable of effectively preventing growth of an oxide film and diffusion of impurities between an impurity diffused region in a first one of the conductive layers and a polycrystalline silicon film (the second conductive layer) formed to be in contact with the impurity diffused region. The contact structure between the two conductive layers includes an n-type impurity diffused region 3 formed on a silicon substrate 1, an nitrided oxide film 4 formed to be in contact with the n-type impurity diffused region 3, and a polycrystalline silicon film 5a formed on the nitrided oxide film 4 and doped with impurities. Accordingly, growth of an oxide film and diffusion of impurities between the n-type impurity diffused region 3 and the polycrystalline silicon film 5a are also effectively prevented in a case where heat treatment at a high temperature is subsequently carried out in an oxygen atmosphere.Type: GrantFiled: December 12, 1994Date of Patent: March 25, 1997Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kaoru Motonami
-
Patent number: 5608252Abstract: Pin-holes or thin sections in the implanted dielectric layer of a SIMOX device are patched by forming a reverse biasable PN junction within the depth range of or proximate to the dielectric layer. A charge depletion zone forms about the PN junction when the Latter is reverse-biased and reinforces or patches weak spots in the implanted dielectric layer such as pin-holes and thin-sections.Type: GrantFiled: December 15, 1994Date of Patent: March 4, 1997Assignees: Sharp Microelectronics Technology, Inc., Sharp Kabushiki KaishaInventor: Tatsuo Nakato
-
Patent number: 5596218Abstract: A CMOS device is provided having a high concentration of nitrogen atoms at the SiO.sub.2 /Si interface reducing hot carrier effects associated with operating shorter devices at voltage levels typically used with longer devices. In one embodiment, the process for providing the CMOS device resistant to hot carrier effects makes use of a sacrificial oxide layer through which the nitrogen atoms are implanted and is then removed. Following removal of the sacrificial oxide layer, a gate oxide is grown giving a CMOS device having high nitrogen concentration at the SiO.sub.2 /Si interface. In an alternate embodiment, nitrogen atoms are implanted through the final gate oxide using an implantation energy which does not damage the oxide layer.Type: GrantFiled: October 18, 1993Date of Patent: January 21, 1997Assignee: Digital Equipment CorporationInventors: Hamid R. Soleimani, Brian Doyle, Ara Philipossian
-
Patent number: 5589714Abstract: Semiconductor devices are encapsulated in a thermosetting resin filled with aluminum nitride particles. The aluminum nitride particles have an outer layer of Al--O--N, into which is incorporated amorphous Si--O, which renders them hydrolytically stable. The aluminum nitride particles impart very high thermal conductivity to the cured resin. In addition, the cured resin has a CTE similar to that of the encapsulated semiconductor device, and has excellent dielectric properties.Type: GrantFiled: March 24, 1995Date of Patent: December 31, 1996Assignee: The Dow Chemical CompanyInventor: Kevin E. Howard
-
Patent number: 5578867Abstract: A method for passivating an integrated circuit includes the RF sputtering of a hard passivation layer on the surface of the integrated circuit. The hard passivation layer can be a ceramic material such as various doped and undoped titanates, zirconates, niobates, tantalates, stanates, hafnates, and manganates, in either their ferroelectric or non-ferroelectric phases. Other exotic, hard, and usually non-ferroelectric materials not normally found in integrated circuit processing such as carbides may also be used. If the integrated circuit sought to be passivated contains ferroelectric devices, the hard passivation layer can be fabricated out of the same material used in the integrated ferroelectric devices. An optional silicon dioxide insulating layer can be deposited on the surface of the integrated circuit before the hard passivation layer is deposited. The optional silicon dioxide layer is used to prevent any possible contamination of the integrated circuit by the passivation layer.Type: GrantFiled: February 27, 1995Date of Patent: November 26, 1996Assignee: Ramtron International CorporationInventors: George Argos, Jr., John D. Spano, Steven D. Traynor
-
Patent number: 5578848Abstract: High quality, ultra thin SiO.sub.2 /Si.sub.3 N.sub.4 (ON) dielectric layers have been fabricated by in situ multiprocessing and low pressure rapid-thermal N.sub.2 O-reoxidation (LRTNO) of Si.sub.3 N.sub.4 films. Si.sub.3 N.sub.4 film was deposited on the RTN-treated polysilicon by rapid-thermal chemical vapor deposition (RT-CVD) using SiH.sub.4 and NH.sub.3, followed by in situ low pressure rapid-thermal reoxidation in N.sub.2 O (LRTNO) or in O.sub.2 (LRTO) ambient. Results show that ultra thin (T.sub.ox,eq =.about.29 .ANG.) ON stacked film capacitors with LRTNO have excellent electrical properties, and reliability.Type: GrantFiled: September 18, 1995Date of Patent: November 26, 1996Assignee: Regents of the University of Texas SystemInventors: Dim-Lee Kwong, Giwan Yoon, Jonghan Kim, Liang-Kai Han, Jiang Yan
-
Patent number: 5541436Abstract: High quality ultrathin gate oxides having nitrogen atoms therein with a profile having a peak at the silicon oxide-silicon interface are formed by oxidizing a surface of a monocrystalline silicon body in an atmosphere of nitrous oxide (N.sub.2 O) at a temperature above 900.degree. C. preferably in the range of 900.degree.-1100.degree. C., and then heating the silicon body and oxidized surface in an atmosphere of anhydrous ammonia to introduce additional nitrogen atoms into the oxide and increase resistance to boron penetration without degrading the oxide by charge trapping. The resulting oxynitride has less degradation under channel hot electron stress and approximately one order of magnitude longer lifetime than that of conventional silicon oxide in MIS applications.Type: GrantFiled: November 10, 1994Date of Patent: July 30, 1996Assignee: The Regents of the University of Texas SystemInventors: Dim-Lee Kwong, Giwan Yoon, Jonghan Kim
-
Patent number: 5528058Abstract: For IGBT, MCT or like devices, the substrate is formed with P+, N+ and N- layers and PN diffusions to define body and source regions in the N-layer and a MOS-gated channel at the upper surface. The N-layer is sized and doped (.about.10.sup.14 /cm.sup.3) to block reverse bias voltage. The N+ layer is >20 .mu.m thick and doped below .about.10.sup.17 /cm.sup.3 but above the N- doping to enhance output impedance and reduce gain at high V.sub.ce conditions. Or the N+ layer is formed with a thin (.about.5 .mu.m) highly doped (>10.sup.17 /cm.sup.3) layer and a thick (>20 .mu.m) layer of .about.10.sup.16 /cm.sup.3 doping. A platinum dose of 10.sup.13 to 10.sup.16 /cm.sup.3 is ion implanted and diffused into the silicon to effect lifetime control. Gate and source contacts and body and source diffusions have an inter-digitated finger pattern with complementary tapers to minimize current crowding and wide gate buses to minimize signal delay.Type: GrantFiled: October 13, 1994Date of Patent: June 18, 1996Assignee: Advanced Power Technology, Inc.Inventors: Douglas A. Pike, Jr., Dah W. Tsang, James M. Katana, Dumitru Sdrulla
-
Patent number: 5523590Abstract: An LED array, including a semiconductor substrate of a first conductive type; a first insulating film formed on the substrate, comprising aluminum oxide and having a plurality of first windows; a second insulating film formed on the first insulating film, having a plurality of second windows aligned respectively with the plurality of first windows, the plurality of second windows being formed by a photolithography process that does not etch the first insulting film; a plurality of diffusion regions of a second conductive type, formed by diffusion of an impurity of the second conductive type through the plurality of first windows into the semiconductive substrate, for creating pn junctions from which and from near which light is emitted, principally through the plurality of first windows and the plurality of second windows; and a plurality of electrodes formed on the second insulating film, extending through the plurality of first windows and the plurality of second windows, and making electrical contact withType: GrantFiled: October 20, 1994Date of Patent: June 4, 1996Assignee: Oki Electric Industry Co., Ltd.Inventors: Mitsuhiko Ogihara, Yukio Nakamura, Takatoku Shimizu, Masumi Taninaka
-
Patent number: 5517047Abstract: Low temperature wafer bonding using a silicon-oxidizing bonding liquid permits introduction of radiation hardening dopants and electrically active dopants as constituents of the bonding liquid. Oxidizers such as nitric acid may be used in the bonding liquid. Dielectric layers on the device wafer and the handle wafer may be used when additional silicon is provided for the oxidative bonding. Integrated circuits fabricated from such bonded wafers may have buried layers and radiation hardening with device silicon too thick for implantation.Type: GrantFiled: August 9, 1994Date of Patent: May 14, 1996Assignee: Harris CorporationInventors: Jack H. Linn, Robert K. Lowry, George V. Rouse, James F. Buller, William H. Speece
-
Patent number: 5514897Abstract: A graduated concentration profile is used for defining a buried isolation region in a semiconductor device. Smaller concentrations of dielectric-defining particles are used for implantation at the deepest levels of the isolation region in order to reduce the defect density in an overlying epi layer.Type: GrantFiled: November 10, 1994Date of Patent: May 7, 1996Assignees: Sharp Microelectronics Technology, Inc., Sharp Kabushiki KaishaInventor: Tatsuo Nakato
-
Patent number: 5512785Abstract: A semiconductor device (8) has an insulating layer (16) overlying a semiconductor substrate (12). The insulating layer has a first opening that defines an aperture (18) extending from the insulating layer to the semiconductor substrate, and at least a first portion of a first conductive terminal (42) is disposed in the aperture. A second conductive terminal (52) has a second portion (28) disposed in the aperture. The second portion of the second conductive terminal is separated from the first conductive terminal by a composite dielectric layer including a nitride layer (32) and an oxide layer (30). In one approach, the oxide layer is formed by the oxidation of the second portion of the second conductive terminal.Type: GrantFiled: November 30, 1994Date of Patent: April 30, 1996Assignee: Motorola, Inc.Inventors: Harrison B. Haver, Mark D. Griswold
-
Patent number: 5493138Abstract: An improved electrically programmable and erasable memory device having a plurality of addressable single transistor cells, each transistor having spaced source and drain regions, a floating gate and a control gate. The improvement is a new tunneling insulator layer structure between the floating gate and the control gate. The improved tunneling layer is a dual layer formed of a outer silicon oxide layer and an inner silicon oxynitride layer.Type: GrantFiled: December 1, 1994Date of Patent: February 20, 1996Assignee: Chartered Semiconductor Mfg PTEInventor: Michael Koh
-
Patent number: 5479029Abstract: The present invention provides a sub-mount type device for emitting light which has high speed response and yet can radiate heat sufficiently. The sub-mount type device for emitting light comprises a heat sink (4), a sub-mount body (62) mounted on the heat sink (4) which comprises an insulating layer (38) with a upper face and a lower face, a upper electrode (42) on the upper face and a lower electrode 44 and 36 on the lower face, the insulating layer having two parts of the insulating layer (38) thickness of which is different, and a chip (30) for emitting light above the thinner part (39) of the insulating layer (38).Type: GrantFiled: March 31, 1994Date of Patent: December 26, 1995Assignee: Rohm Co., Ltd.Inventors: Satoshi Uchida, Hiroaki Takuma, Katsuhiko Ikawa
-
Patent number: 5468990Abstract: Embodiments according to the present invention provide tamper resistant structures which make it more difficult to reverse engineer integrated circuits. In one embodiment, a tamper resistant structure on a passivation layer leaves portions of the passivation layer exposed. Mechanical or chemical removal of the tamper resistant structure damages exposed portions of the passivation layer and makes reverse engineering difficult. Other embodiments of the tamper resistant structure include patterned and unpatterned structures containing hard materials, chemically resistant materials, amalgams, fibrous materials, and/or meshes attached to a passivation layer. Tamper resistant structures can also be provided between layers of the active circuitry.Type: GrantFiled: July 22, 1993Date of Patent: November 21, 1995Assignee: National Semiconductor Corp.Inventor: Keith E. Daum
-
Patent number: 5461254Abstract: There is described a multiple layer metallurgy, spin-on-glass multilayer metallurgy structure and method for making such structure for a one micrometer or less feature size integrated circuit with substantially free field inversion on a semiconductor substrate having a pattern of device regions therein. A passivation layer is located over the surfaces of the patterns. A pattern of openings are made through the passivation layer to at least some of the device regions which include source/drain regions. A patterned first metallurgy layer is in contact with the pattern of openings. A first via dielectric layer is located over the pattern of first metallurgy layer. A silicon-rich barrier dielectric layer is located over the first layer. A cured spin-on-glass layer is over the barrier layer. A silicon oxide second via dielectric layer is over the spin-on-glass layer. A pattern of openings is in the second via layer, spin-on-glass layer, barrier layer and first via layer.Type: GrantFiled: December 6, 1994Date of Patent: October 24, 1995Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Lih-Shyng Tsai, Jiunn-Jyi Lin, Kwang-Ming Lin, Shu-Lan Ying
-
Patent number: 5449941Abstract: A semiconductor memory device capable of being electrically written and erased comprising a floating gate, wherein, a silicon nitride, silicon oxinitride, aluminum oxide, or silicon carbide film is incorporated between the drain region and the floating gate.Type: GrantFiled: October 27, 1992Date of Patent: September 12, 1995Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuhiko Takemura
-
Patent number: 5449950Abstract: A photosensor includes a substrate; a photoconductive layer formed on the substrate; a pair of electrodes mounted on and electrically connected to the photoconductive layer; a light reception portion formed between the electrodes; and a protective layer formed on the light reception portion; wherein an organic silicon film with a small content of metal ion is formed at least at the uppermost portion of the protective layer.Type: GrantFiled: April 21, 1994Date of Patent: September 12, 1995Assignee: Canon Kabushiki KaishaInventors: Yuichi Masaki, Masaki Fukaya, Teruhiko Furushima, Katsunori Terada, Seiji Kakimoto
-
Patent number: 5430329Abstract: A semiconductor device has a conductive interconnection layer formed on a semiconductor substrate covered with a protection insulation film. A pad electrode opening is provided in the protection insulation film so that the surface of the conductive interconnection layer is exposed in the region which becomes the pad electrode. The conductive interconnection layer is electrically connected to an external terminal by a bonding wire. At least the surface of the protection insulation film in the proximity of the pad electrode opening and the inner peripheral side face of the pad electrode opening are covered with an elastic insulation film. The pad electrode opening is covered with the bonding wire. Since the conductive interconnection layer is not exposed at the pad electrode opening according to this structure, the phenomenon of moisture intruding into the pad electrode opening to corrode the conductive interconnection layer is prevented to improve reliability.Type: GrantFiled: May 26, 1994Date of Patent: July 4, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigeru Harada, Takemi Endoh, Tomohiro Ishida
-
Patent number: 5424775Abstract: A p type well is formed on a silicon substrate. An n.sup.- type region forming a photo diode is formed in the p type well. A p type region is also formed in the p type well. The p type region is used for surrounding the n type region which becomes a vertical CCD register part. Generally, such a structure is called a Hi-C structure. A P.sup.+ type region for controlling the potential height when transferring is formed between the photo diode and the vertical CCD register part. A P.sup.+ type region is formed for electrical separation. A P.sup.++ type region is formed on the surface of a silicon substrate of the photo diode. On the silicon substrate, a gate oxide film is grown. A silicon nitride film is grown in a specified region on the gate oxide film. On the silicon nitride film, a polysilicon electrode which is a conductive electrode, acting as a driving electrode, is formed. On the surface of the polysilicon electrode, a polysilicon oxide film is grown by thermal oxidation.Type: GrantFiled: June 9, 1994Date of Patent: June 13, 1995Assignee: Matsushita Electronics CorporationInventors: Wataru Kamisaka, Hiroyuki Okada, Yasuyuki Deguchi
-
Patent number: 5393702Abstract: A new method of forming the dielectric layer of an integrated circuit is described. A thick insulating layer is formed over semiconductor device structures in and on a semiconductor substrate. A first metal layer is deposited over the thick insulating layer. The first metal layer is etched using conventional photolithography and etching techniques to form the desired metal pattern on the surface of the thick insulating layer. The intermetal dielectric layer is formed by first covering the patterned first metal layer with a layer of silicon oxide. The silicon oxide layer is covered with a layer of spin-on-glass material which is baked and cured. A second layer of silicon oxide completes the intermetal dielectric layer. Via openings are formed through the intermetal dielectric layer to the underlying patterned first metal layer.Type: GrantFiled: July 6, 1993Date of Patent: February 28, 1995Assignee: United Microelectronics CorporationInventors: Ming-Tzung Yang, Hong-Tsz Pan, Shih-Chanh Chang
-
Patent number: 5374847Abstract: A memory cell is formed in the main surface area of a semiconductor substrate. An inter-level insulation film is formed on the substrate to cover the memory cell. An opening is formed in the inter-level insulation film to reach the memory cell. An internal wiring layer is electrically connected to the memory cell via the opening. A protection film is formed on the inter-level insulation film to cover the internal wiring layer. The protection film is formed of a material containing at least silicon and oxygen and the refractive index thereof is set within a range of 1.48 to 1.65.Type: GrantFiled: February 20, 1992Date of Patent: December 20, 1994Assignee: Kabushiki Kaisha ToshibaInventors: Hitoshi Araki, Hiroyuki Sasaki, Kazunori Kanebako
-
Patent number: 5365104Abstract: An oxynitride passivation layer and/or fuse protective layer for an SRAM cell having load resistors, where the composition of the oxynitride layer minimizes the effect of hydrogen diffusion on the resistance of underlying load resistors. The index of refraction of the oxynitride is between 1.60 and 1.85. This oxynitride does not substantially diffuse hydrogen into the load resistors even when heated to temperatures over 400.degree. C., and hence, avoids altering resistance during subsequent annealing steps.Type: GrantFiled: March 25, 1993Date of Patent: November 15, 1994Assignee: Paradigm Technology, Inc.Inventors: Norman Godinho, Hai-Pyng Liaw
-
Patent number: 5319230Abstract: A non-volatile storage device such as a PROM (Programmable Read Only Memory). To obtain an adequate sum of captured charges by a low storing voltage and to prevent charges from being injected from a gate electrode, a silicon oxide film, a composite silicon oxide/nitride film and a silicon oxide film are formed in order on a gate region of a silicon substrate on which a source region and a drain region are formed. Since the composite silicon oxide/nitride film has many interfaces between the silicon oxide region and the silicon nitride region, it accumulates a lot of charges from the silicon substrates.Type: GrantFiled: May 19, 1992Date of Patent: June 7, 1994Assignee: Rohm Co., Ltd.Inventor: Hironobu Nakao
-
Patent number: 5306936Abstract: An electrically programmable read only memory device store data bits in the form of electric charges accumulated in floating gate electrodes of the memory cells, and a spin-on glass film is incorporated in an inter-level insulating film structure over the memory cells so as to create a smooth surface for wirings, wherein a silicon oxynitride film is inserted between the floating gate electrodes and the spin-on-glass film for preventing the accumulated electric charges from undesirable ion-containing water diffused from the spin-on-glass film.Type: GrantFiled: August 5, 1993Date of Patent: April 26, 1994Assignee: NEC CorporationInventor: Yoshiro Goto
-
Patent number: 5304840Abstract: A cryogenic radiation-hard dual-layer field oxide of reoxidized nitrided oxide (ONO) which provides radiation hardness for field-effect transistors and other semiconductor devices at cryogenic temperatures. The dual-layer field oxide includes a thin lower dielectric layer of reoxidized nitrided oxide and an upper deposited dielectric layer that remains charge neutral. The upper dielectric layer is preferably silicon nitride or a doped oxide, such as phospho silicate glass or boro phospho silicate glass. The lower dielectric layer can be made very thin since reoxidized nitrided oxide is a much better barrier layer to the diffusion of boron or phosphorous from the upper dielectric layer into the silicon substrate than silicon dioxide. A thin lower dielectric layer allows only a small amount of positive charge buildup, while the upper dielectric layer traps both holes and electrons and remains charge neutral.Type: GrantFiled: July 24, 1992Date of Patent: April 19, 1994Assignee: TRW Inc.Inventor: James S. Cable
-
Patent number: 5291048Abstract: A non-volatile storage device such as an EPROM (erasable programmable read only memory) and a method of manufacturing the same. A silicon oxide film, a silicon nitride film and a silicon oxide film are formed one after another on a gate region of a semiconductor substrate in which a source region and a drain region are formed. To restrict carrier capture to the silicon nitride film near the source region, impurity ions such as hydrogen ions are mixed with the silicon nitride film at a side toward the source region.Type: GrantFiled: May 19, 1992Date of Patent: March 1, 1994Assignee: Rohm Co., Ltd.Inventor: Hironobu Nakao
-
Patent number: 5260600Abstract: A semiconductor device having a protective insulating film is disclosed. This semiconductor device includes a semiconductor substrate, and an interconnection pattern provided on said semiconductor substrate and electrically connected with said elements. A silicon-oxy-nitride film is provided on said semiconductor substrate so as to cover said interconnection pattern. The silicon-oxy-nitride film is deposited in accordance with a chemical vapor deposition Method using plasma, using a mixture gas including organic silane and a nitriding gas and has therefore superior step coverage. The silicon-oxy-nitride film has a superior barrier characteristic to moisture coming in from the outside. A semiconductor device superior in reliability such as moisture resistance is thus obtained.Type: GrantFiled: May 23, 1991Date of Patent: November 9, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shigeru Harada
-
Patent number: 5258645Abstract: A semiconductor device including a semiconductor substrate with a P-type well formed in the semiconductor substrate and a gate insulator layer formed on the semiconductor substrate. N-type diffusion regions are formed in the P-type well on both sides of the gate insulator layer. A gate electrode is formed on the gate insulator layer, where the gate electrode has top and side surfaces. The gate electrode and the N-type diffusion regions respectively form gate, source and drain of a N-channel MOS transistor. An insulating layer covers a portion of the N-type diffusion regions, the side surfaces of the gate electrode and at least a portion of the top surface of the gate electrode. The side wall layer which is made of an insulating material is formed on the insulating layer to provide a smooth coverage around the side of the gate electrode and aligns with an edge of said insulating layer which stops covering the N-type diffusion regions.Type: GrantFiled: September 4, 1992Date of Patent: November 2, 1993Assignee: Fujitsu LimitedInventor: Noriaki Sato
-
Patent number: 5190824Abstract: An abrasion-proof and static-erasing coating is formed on the contact surface of a contact image sensor. The coating comprises a first film having a high hardness and a low conductivity, a second film formed on the first film and having a low hardness and a high conductivity, and a third film having a high hardness and a high resistivity providing an abrasion-proof insulating external surface.Type: GrantFiled: February 26, 1991Date of Patent: March 2, 1993Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Kenji Itoh
-
Patent number: 5187636Abstract: Si regions separated from a Si-rich SiO.sub.2 film are nitrided to provide a film mainly consisting of SiO.sub.2 regions an Si.sub.3 N.sub.4 regions to be used for constituting a dielectric device or a capacitor.Type: GrantFiled: April 21, 1992Date of Patent: February 16, 1993Assignee: Rohm Co., Ltd.Inventor: Hironobu Nakao