With Dam Or Vent For Encapsulant Patents (Class 257/667)
-
Patent number: 8802508Abstract: Forming a packaged semiconductor device includes placing a semiconductor die attached to a carrier into a mold cavity having an injection port, wherein the semiconductor die has an encapsulant exclusion region on a top surface of the semiconductor die within an outer perimeter of the top surface; and flowing an encapsulant over the semiconductor die and carrier from the injection port, wherein the encapsulant flows around the encapsulant exclusion region to surround the encapsulant exclusion region without covering the encapsulant exclusion region. The encapsulant exclusion region has a first length corresponding to a single longest distance across the encapsulant exclusion region, wherein the first length is aligned, within 30 degrees, to a line defined by a shortest distance between an entry point of the injection port into the mold cavity and an outer perimeter of the encapsulant exclusion region.Type: GrantFiled: November 29, 2012Date of Patent: August 12, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Burton J. Carpenter, Boon Yew Low, Shufeng Zhao
-
Patent number: 8796828Abstract: A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess. The electrically conductive element can include a joining portion overlying the recess and extending from an anchor portion supported by the substrate. The joining portion can be at least partially exposed at the major surface for connection to a component external to the microelectronic unit.Type: GrantFiled: December 12, 2013Date of Patent: August 5, 2014Assignee: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Patent number: 8778739Abstract: A method of manufacturing a lead frame, includes forming a rectangular first dimple includes, first inclined side surfaces inclined to a depth direction, and arranged in two opposing sides in one direction, and standing side surfaces standing upright to a depth direction, and arranged in two opposing sides in other direction, on a backside of a die pad by a first stamping, and forming a second dimple having second inclined side surfaces inclined on the backside of the die pad by a second stamping, such that a second inclined side surfaces of the second dimple are arranged in side areas of the standing side surfaces of the first dimple, wherein the standing side surfaces are transformed into reversed inclined side surfaces inclined to a reversed direction to the first inclined side surfaces, and a front side of the die pad is semiconductor element mounting surface.Type: GrantFiled: January 28, 2013Date of Patent: July 15, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventor: Hitoshi Miyao
-
Patent number: 8779565Abstract: A method of manufacture of an integrated circuit mounting system includes: providing a die paddle with a component side having a die mount area and a recess with more than one geometric shape; applying an adhesive on the die mount area and in a portion of the recess; and mounting an integrated circuit device with an inactive side directly on the adhesive.Type: GrantFiled: December 14, 2010Date of Patent: July 15, 2014Assignee: STATS ChipPAC Ltd.Inventors: Byung Joon Han, Byung Tai Do, Arnel Senosa Trasporto, Henry Descalzo Bathan
-
Patent number: 8754535Abstract: A semiconductor device (1,21) includes a solid state device (2,22), a semiconductor chip (3) that has a functional surface (3a) on which a functional element (4) is formed and that is bonded on a surface of the solid state device with the functional surface thereof facing the surface of the solid state device and while maintaining a predetermined distance between the functional surface thereof and the surface of the solid state device, an insulating film (6) that is provided on the surface (2a, 22a) of the solid state device facing the semiconductor chip and that has an opening (6a) greater in size than the semiconductor chip when the surface of the solid state device facing the semiconductor chip is vertically viewed down in plane, and a sealing layer (7) that seals a space between the solid state device and the semiconductor chip.Type: GrantFiled: March 1, 2013Date of Patent: June 17, 2014Assignee: Rohm Co., Ltd.Inventors: Kazumasa Tanida, Osamu Miyata
-
Patent number: 8749073Abstract: A wiring board includes a structure in which a plurality of wiring layers are stacked with insulating layers interposed therebetween, a plurality of pads for mounting an electronic component, the pads being formed on an outermost insulating layer on one surface side of the structure and exposed to the surface of the outermost insulating layer, and a recessed portion formed at a place corresponding to a mounting area for the electronic component. The recessed portion is formed in the outermost insulating layer at an area between the pads to which electrode terminals of the electronic component to be mounted are to be connected, respectively.Type: GrantFiled: June 7, 2011Date of Patent: June 10, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventors: Junichi Nakamura, Kentaro Kaneko, Shunichiro Matsumoto
-
Patent number: 8742559Abstract: To suppress the reduction in reliability of a resin-sealed semiconductor device. A first cap (member) and a second cap (member) with a cavity (space formation portion) are superimposed and bonded together to form a sealed space. A semiconductor including a sensor chip (semiconductor chip) and wires inside the space is manufactured in the following way. In a sealing step of sealing a joint part between the caps, a sealing member is formed of resin such that an entirety of an upper surface of the second cap and an entirety of a lower surface of the first cap are respectively exposed. Thus, in the sealing step, the pressure acting in the direction of crushing the second cap can be decreased.Type: GrantFiled: March 14, 2012Date of Patent: June 3, 2014Assignee: Renesas Electronics CorporationInventor: Noriyuki Takahashi
-
Patent number: 8736042Abstract: A semiconductor package configured to attain a thin profile and low moisture sensitivity. Packages of this invention can include a semiconductor die mounted on a die attachment site of a leadframe and further connected with a plurality of elongate I/O leads arranged about the die attach pad and extending in said first direction. The leadframe having an “up-set” bonding pad arranged with a bonding support for supporting a plurality of wire bonds and a large mold flow aperture in the up-set bonding pad. The package encapsulated in a mold material that surrounds the bonding support and flows through the large mold flow aperture to establish well supported wire bonds such that the package has low moisture sensitivity.Type: GrantFiled: December 13, 2011Date of Patent: May 27, 2014Assignee: National Semiconductor CorporationInventors: Felix C. Li, Yee Kim Lee, Peng Soon Lim, Terh Kuen Yii, Lee Han Meng@Eugene Lee
-
Patent number: 8729681Abstract: A package structure includes a base unit, a pin unit and a housing unit. The base unit has a carrier member and a through hole penetrating through the carrier member, and at least one annular structure is formed in the through hole. The pin unit has a plurality of conductive pins disposed beside the carrier member. The housing unit has an annular housing encircling the carrier member to envelop one part thereof and connecting to the pin unit, and the annular housing is partially filled into the through hole to cover the annular structure. Therefore, the instant disclosure can increase the bonding force between the carrier member and the annular housing and retard external moisture to permeate through slits between the carrier member and the annular housing to intrude into the chip-mounting region, thus the reliability and the usage life are increased.Type: GrantFiled: September 24, 2010Date of Patent: May 20, 2014Assignees: Lite-On Electronics (Guangzhou) Limited, Lite-On Technology CorporationInventors: Chen-Hsiu Lin, Chih-Chiang Kao
-
Patent number: 8716847Abstract: Flow diverting structures for preferentially impeding, redirecting or both impeding and redirecting the flow of flowable encapsulant material, such as molding compound, proximate a selected surface or surfaces of a semiconductor die or dice during encapsulation are disclosed. Flow diverting structures may be included in or associated with one or more portions of a lead frame, such as a paddle, tie bars, or lead fingers. Flow diverting structures may also be inserted into a mold in association with semiconductor dice carried on non-lead frame substrates, such as interposers and circuit boards, to preferentially impede, redirect or both impede and redirect the flow of molding compound flowing between and over the semiconductor dice.Type: GrantFiled: February 22, 2013Date of Patent: May 6, 2014Assignee: Micron Technology, Inc.Inventor: Stephen L. James
-
Publication number: 20140091443Abstract: A surface mount package of a semiconductor device, has: an encapsulation, housing at least one die including semiconductor material; and electrical contact leads, protruding from the encapsulation to be electrically coupled to contact pads of a circuit board; the encapsulation has a main face designed to face a top surface of the circuit board, which is provided with coupling features designed for mechanical coupling to the circuit board to increase a resonant frequency of the mounted package. The coupling features envisage at least a first coupling recess defined within the encapsulation starting from the main face, designed to be engaged by a corresponding coupling element fixed to the circuit board, thereby restricting movements of the mounted package.Type: ApplicationFiled: September 19, 2013Publication date: April 3, 2014Applicants: STMicroelectronics Pte Ltd, STMicroelectronics (Malta) LtdInventors: Roseanne Duca, Kim-Yong Goh, Xueren Zhang, Kevin Formosa
-
Patent number: 8680636Abstract: A solid-state imaging apparatus is provided. A solid-state imaging device chip is enclosed in a package having an optically transparent member. An adhesive layer is formed on an internal surface of the package, and a penetration hole is formed in a bottom part of the package to communicate with an open space in the package.Type: GrantFiled: March 19, 2008Date of Patent: March 25, 2014Assignee: Sony CorporationInventors: Atsushi Yajima, Tokiko Katayama
-
Patent number: 8664752Abstract: Semiconductor die packages are disclosed. An exemplary semiconductor die package includes a premolded substrate. The premolded substrate can have a semiconductor die attached to it, and an encapsulating material may be disposed over the semiconductor die.Type: GrantFiled: March 26, 2012Date of Patent: March 4, 2014Assignee: Fairchild Semiconductor CorporationInventors: Oseob Jeon, Yoonhwa Choi, Boon Huan Gooi, Maria Cristina B. Estacio, David Chong, Tan Teik Keng, Shibaek Nam, Rajeev Joshi, Chung-Lin Wu, Venkat Iyer, Lay Yeap Lim, Byoung-Ok Lee
-
Patent number: 8643156Abstract: A lead frame has a flag, a peripheral frame, and main tie bars coupling the flag to the peripheral frame. At least one cross tie bar extends between two of the main tie bars and an inner row of external connector pads extending from an inner side of the cross tie bar and an outer row of external connector pads extending from an outer side of the cross tie bar. Both an inner non-electrically conductive support bar and an outer non-electrically conductive support bar are attached across the two of the main tie bars. The inner non-electrically conductive support bar is attached to upper surfaces of the two of the main tie bars and to upper surfaces of the inner row of the external connector pads.Type: GrantFiled: September 6, 2012Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Shunan Qiu, Zhigang Bai, Haiyan Liu
-
Patent number: 8637976Abstract: A semiconductor device in which a semiconductor chip, a lead frame and metal wires for electrically connecting the lead frame are sealed with sealing resin. The lead frame has a plurality of lead terminal portions, a supporting portion for supporting the semiconductor chip, and hanging lead portions supporting the supporting portion. Each of the lead terminal portions adjacent to the hanging lead portion is a chamfered lead terminal portion having, at its head, a chamfered portion formed substantially in parallel with the hanging lead portion so as to avoid interference with the hanging lead portion.Type: GrantFiled: March 15, 2013Date of Patent: January 28, 2014Assignee: Rohm Co., Ltd.Inventor: Kazutaka Shibata
-
Publication number: 20140021593Abstract: A semiconductor package may include a circuit board chip having a through-hole, a semiconductor device mounted on the circuit board chip, and an encapsulant. The encapsulant encapsulates the semiconductor device, fills the through-hole and has an external pattern that is the complement of a mold within which the encapsulant was formed. The external pattern on one side of the package reflects a mold shape that retards the flow of encapsulant material relative to the flow of encapsulant material on the opposite side of the package.Type: ApplicationFiled: March 5, 2013Publication date: January 23, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Gwon Jang, Young-Lyong Kim, Ae-Nee Jang
-
Patent number: 8633062Abstract: A method of manufacture of an integrated circuit package system includes: forming a paddle, an outer lead, and an inner lead between the paddle and the outer lead; forming a non-vertical paddle edge of the paddle and a non-vertical lead edge of the inner lead facing the non-vertical paddle edge; and encapsulating an integrated circuit die over the paddle.Type: GrantFiled: June 24, 2010Date of Patent: January 21, 2014Assignee: Stats Chippac Ltd.Inventors: Jeffrey D. Punzalan, Henry Descaizo Bathan, Zigmund Ramirez Camacho, Amel Trasporto
-
Patent number: 8624364Abstract: An integrated circuit packaging system includes: a base integrated circuit package having a base integrated circuit on a base substrate thereof; a base barrier on the base substrate adjacent a base perimeter of the base substrate; a stack substrate over the base substrate, the stack substrate having a stack substrate aperture with the stack substrate having an inter-substrate connector thereon; a connector underfill through the stack substrate aperture encapsulating the inter-substrate connector, overflow of the connector underfill prevented by the base barrier; and a cavity formed of the stack substrate, the base integrated circuit package, and the connector underfill, the cavity horizontally offset from the base barrier.Type: GrantFiled: February 26, 2010Date of Patent: January 7, 2014Assignee: Stats Chippac Ltd.Inventors: Seng Guan Chow, Hin Hwa Goh, Rui Huang, Heap Hoe Kuan
-
Patent number: 8587099Abstract: A metal leadframe strip (500) for semiconductor devices is described. The leadframe strip has a plurality of sites (510) for assembling semiconductor chips. The sites alternate with zones (520) for connecting the leadframe to molding compound runners. The sites (510) have mechanically rough and optically matte surfaces (511, 512). The zones (520) have at least portions with mechanically flattened and optically shiny metal surfaces (521, 522). The flattened surface portions transition into the rough surface portions by a step.Type: GrantFiled: May 2, 2012Date of Patent: November 19, 2013Assignee: Texas Instruments IncorporatedInventor: Donald C. Abbott
-
Patent number: 8575646Abstract: A method of producing a LED package through controlled wetting.Type: GrantFiled: June 10, 2010Date of Patent: November 5, 2013Assignee: Applied Lighting Solutions, LLCInventor: Frank Shum
-
Patent number: 8575765Abstract: A semiconductor package includes: a semiconductor element mounted on a one-sided plane of a wiring board; an underfill agent dropped so as to be filled between the semiconductor element and the wiring board; and a pad group constituted by a plurality of pads which are formed in the vicinity of a circumference of the wiring board and along the circumference, the pad group being formed on a bottom plane of a groove portion formed in a solder resist which covers the one-sided plane of the wiring board, wherein a corner edge of the groove portion located in the vicinity of a dropping starting portion to which dropping of the underfill agent is started is formed at an obtuse angle or in an arc shape in order to avoid the dropped underfill agent from entering into an inner portion of the groove portion.Type: GrantFiled: March 31, 2010Date of Patent: November 5, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventors: Takashi Ozawa, Seiji Sato, Kazuyuki Izumi
-
Patent number: 8564107Abstract: A lead frame comprises: a base metal layer; a copper plating layer, including one of a copper layer and an alloy layer including a copper, configured to plate the based metal layer to make a surface roughness; and an upper plating layer, including at least one plating layer including at least one selected from the group of a nickel, a palladium, a gold, a silver, a nickel alloy, a palladium alloy, a gold alloy, and a silver alloy, configured to plate the copper plating layer.Type: GrantFiled: February 23, 2010Date of Patent: October 22, 2013Assignee: LG Innotek Co., Ltd.Inventors: In Kuk Cho, Kyoung Taek Park, Sang Soo Kwak, Eun Jin Kim, Jin Young Son, Chang Hwa Park
-
Publication number: 20130256851Abstract: The suppression of resin leakage is combined with the suppression of damage to the functional wiring area of a wiring board in forming an encapsulation resin. A method for manufacturing a semiconductor device includes the step of clamping a wiring board with a first mold and a second mold. The second mold includes: a flat portion contacting a wiring board; a recessed portion forming a cavity to form an encapsulation resin; and a projecting portion formed at a location spaced apart from the recessed portion on the flat portion, the projecting portion projecting on the first mold side, and extending along the first edge of the wiring board.Type: ApplicationFiled: March 26, 2013Publication date: October 3, 2013Applicant: Renesas Electronics CorporationInventor: Takamitsu Noda
-
Patent number: 8525307Abstract: A semiconductor device includes a lead frame, a semiconductor element mounted on the lead frame, and a frame-like member formed on the lead frame, surrounding the semiconductor element, and covering a side surface of the lead frame and exposing a lower surface of the lead frame. The frame-like member has at least one concave portion in a side surface thereof. The concave portion has a ceiling portion located at the same height as or lower than an upper surface of the lead frame, and a bottom portion located higher than the lower surface of the lead frame.Type: GrantFiled: July 27, 2011Date of Patent: September 3, 2013Assignee: Panasonic CorporationInventors: Kenichi Ito, Shigehisa Oonakahara, Yoshikazu Tamura, Kiyoshi Fujihara
-
Patent number: 8519521Abstract: An electronic device can include a packaging material having a first surface and a second surface opposite the first surface, and leads including die connection surfaces and external connection surfaces. The electronic device can further include a trench extending from an upper surface of the packaging substrate towards a lower surface of the packaging substrate, wherein a set of leads lie immediately adjacent to the trench, and the packaging material is exposed at the bottom of the trench. In an embodiment, an encapsulant is formed over the upper surface of the packaging substrate and within the trench. In a particular embodiment, the trenches may be formed before or after placing a die over the packaging substrate, or before or after forming electrical connections between the die and leads of the packaging substrate.Type: GrantFiled: August 20, 2012Date of Patent: August 27, 2013Assignee: Semiconductor Components Industries, LLCInventors: Shutesh Krishnan, Chee Hiong Chew, Jatinder Kumar
-
Patent number: 8486733Abstract: A package having a light-emitting element includes a substrate having a light-emitting element disposed thereon, an insulating layer formed on the substrate and having an opening for exposing the light-emitting element, a florescent layer formed in the opening of the insulating layer for encapsulating the light-emitting element, and a transparent material formed on the florescent layer and the insulating layer. As such, a specific space can be defined by the insulating layer for exposing the light-emitting element and forming the fluorescent layer, thereby overcoming the problem of non-uniform coating of phosphor powder as encountered in prior techniques.Type: GrantFiled: June 8, 2011Date of Patent: July 16, 2013Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Jia-Shin Liou, Wen-Hao Lee, Hsien-Wen Chen
-
Patent number: 8482109Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a peripheral lead having a peripheral contact layer surrounding the peripheral lead with a non-horizontal side exposed from the peripheral contact layer; forming an inner lead and a paddle non-planar with the peripheral lead; mounting an integrated circuit to the paddle; and forming an encapsulation covering the integrated circuit and exposing the inner lead, the paddle, and the non-horizontal side.Type: GrantFiled: September 22, 2011Date of Patent: July 9, 2013Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Emmanuel Espiritu
-
Publication number: 20130168838Abstract: Flow diverting structures for preferentially impeding, redirecting or both impeding and redirecting the flow of flowable encapsulant material, such as molding compound, proximate a selected surface or surfaces of a semiconductor die or dice during encapsulation are disclosed. Flow diverting structures may be included in or associated with one or more portions of a lead frame, such as a paddle, tie bars, or lead fingers. Flow diverting structures may also be inserted into a mold in association with semiconductor dice carried on non-lead frame substrates, such as interposers and circuit boards, to preferentially impede, redirect or both impede and redirect the flow of molding compound flowing between and over the semiconductor dice.Type: ApplicationFiled: February 22, 2013Publication date: July 4, 2013Applicant: MICRON TECHNOLOGY, INC.Inventor: Micron Technology, Inc.
-
Publication number: 20130161800Abstract: A printed circuit board (PCB) for molded underfill (MUF) and a PCB molding structure that may expand a range of applying the PCB and may resolve a problem of generation of a void during manufacturing of a semiconductor package. The PCB includes: a molding area on which a plurality of semiconductor chips are mounted and that is sealed; and a peripheral area that is formed around the molding area, contacts a mold for molding during a molding process, and includes a first side adjacent to a portion into which a molding material is injected and a second side that faces the first side that is adjacent to a portion from which air may be discharged, wherein an active area where the semiconductor chips are disposed in the molding area is disposed nearer the first side than to the second side.Type: ApplicationFiled: November 12, 2012Publication date: June 27, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: SAMSUNG ELECTRONICS CO., LTD.
-
Patent number: 8466009Abstract: A method of fabricating a semiconductor package. In one embodiment the method includes forming a mold cavity about a portion of a first major surface of a leadframe, including about a mold lock opening extending through the leadframe between the first major surface and a second major surface. A spacer is inserted to fill at least a portion of the mold lock opening. The mold cavity is filled with an encapsulating material including filling a portion of the mold lock opening not occupied by the spacer.Type: GrantFiled: May 13, 2010Date of Patent: June 18, 2013Assignee: Infineon Technologies AGInventors: Bernd Goller, Markus Dinkel, Wae Chet Yong, Teck Sim Lee, Boon Kian Lim
-
Patent number: 8441127Abstract: A device includes a package component, and a metal trace on a surface of the package component. A first and a second dielectric mask cover a top surface and sidewalls of the metal trace, wherein a landing portion of the metal trace is located between the first and the second dielectric masks. The landing portion includes a first portion having a first width, and a second portion connected to an end of the first portion. The second portion has a second width greater than the first width, wherein the first and the second widths are measured in a direction perpendicular to a lengthwise direction of the metal trace.Type: GrantFiled: June 29, 2011Date of Patent: May 14, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Tsai Hou, Liang-Chen Lin
-
Patent number: 8432025Abstract: The invention provides a semiconductor device including a rectangular chip provided on a mounting region of a substrate, a liquid resin layer provided under the rectangular chip and on a side surface of the chip, and a plurality of dams formed on the substrate so as to extend along the side surface of the rectangular chip. The configuration allows the semiconductor device to be provided with the substrate having a reduced size which is achieved by preventing a liquid resin from flowing out.Type: GrantFiled: August 24, 2010Date of Patent: April 30, 2013Assignee: Lapis Semiconductor Co., Ltd.Inventor: Yoshihiro Saeki
-
Patent number: 8426951Abstract: A multi-chip package is provided. The multi-chip package may include a frame interposer, a first chip stack with n number of semiconductor chips on a first surface of the frame interposer, and a second chip stack with m number of semiconductor chips on a second surface of the frame interposer. The interposer may have first and second openings. The first chip stack may extend over one of the first and second openings and may expose the other of the first and second openings. The second chip stack may extend over the other of the first and second openings and may expose the one of the first and second openings.Type: GrantFiled: December 3, 2010Date of Patent: April 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Kyu-Jin Han
-
Patent number: 8420450Abstract: A method of molding a semiconductor package includes coating liquid molding resin or disposing solid molding resin on a top surface of a semiconductor chip arranged on a substrate. The solid molding resin may include powdered molding resin or sheet-type molding resin. In a case where liquid molding resin is coated on the top surface of the semiconductor chip, the substrate is mounted between a lower molding and an upper molding, and then melted molding resin is filled in a space between the lower molding and the upper molding. In a case where the solid molding resin is disposed on the top surface of the semiconductor chip, the substrate is mounted on a lower mold and then the solid molding resin is heated and melts into liquid molding resin having flowability. An upper mold is mounted on the lower mold, and melted molding resin is filled in a space between the lower molding and the upper molding.Type: GrantFiled: April 26, 2011Date of Patent: April 16, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-young Ko, Jae-yong Park, Heui-seog Kim, Ho-geon Song
-
Patent number: 8421219Abstract: A semiconductor component includes a semiconductor element that has a plurality of signals, a wiring board that is disposed below the semiconductor element and that draws the plurality of signals of the semiconductor element, a heat conduction member that dissipates heat generated by the semiconductor element, a joining member that is disposed between the semiconductor element and the heat conduction member and that joins the heat conduction member to the semiconductor element, a support member formed with an opening so as to surround the semiconductor element that supports the heat conduction member, a first adhesive member that is disposed between the support member and the wiring board to bond the support member with the wiring board and a second adhesive member that is disposed between the support member and the heat conduction member to bond the support member with the heat conduction member.Type: GrantFiled: June 28, 2011Date of Patent: April 16, 2013Assignee: Fujitsu LimitedInventors: Tsuyoshi So, Hideo Kubo, Seiji Ueno, Osamu Igawa
-
Patent number: 8420955Abstract: A lead pin for a package substrate includes a coupling pin, a head portion, and a flowing prevention portion. The coupling pin is to be inserted into a hole which is formed in an external substrate. The head portion is formed at one end of the coupling pin. The flowing prevention portion is formed on the top surface of the head portion and prevents a solder paste from flowing toward the coupling pin on the top surface of the head portion when the head portion is mounted on the package substrate.Type: GrantFiled: July 29, 2010Date of Patent: April 16, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Jin Won Choi, Seung Jean Moon, Ki Taek Lee
-
Patent number: 8421209Abstract: A semiconductor device in which a semiconductor chip, a lead frame and metal wires for electrically connecting the lead frame are sealed with sealing resin. The lead frame has a plurality of lead terminal portions, a supporting portion for supporting the semiconductor chip, and hanging lead portions supporting the supporting portion. Each of the lead terminal portions adjacent to the hanging lead portion is a chamfered lead terminal portion having, at its head, a chamfered portion formed substantially in parallel with the hanging lead portion so as to avoid interference with the hanging lead portion.Type: GrantFiled: September 1, 2011Date of Patent: April 16, 2013Assignee: Rohm Co., Ltd.Inventor: Kazutaka Shibata
-
Patent number: 8410587Abstract: An integrated circuit package system includes a leadframe with leads configured to provide electrical contact between an integrated circuit chip and an external electrical source. Configuring the leads to include outer leads, down set transitional leads, and down set inner leads. Connecting the integrated circuit chip electrically to the down set inner leads. Depositing an encapsulating material to prevent exposure of the down set inner leads.Type: GrantFiled: August 20, 2009Date of Patent: April 2, 2013Assignee: STATS ChipPAC Ltd.Inventors: Taesung Lee, Jae Soo Lee, Geun Sik Kim
-
Patent number: 8410589Abstract: A pressure loss section H1 (H2) extends from a position corresponding to a corner of a resin package, and S1 is the minimum value of the opening area of the pressure loss section H1 (H2) perpendicular to the direction of resin flow (X axis) in the pressure loss section H1 (H2) during resin molding, while S2 is the average value of the opening areas of excess resin reservoirs H3 to H5 perpendicular to the direction of resin flow (Y axis) within excess resin reservoir H3 to H5 during molding. In this lead frame, S1<S2 is satisfied.Type: GrantFiled: August 21, 2009Date of Patent: April 2, 2013Assignee: Sumitomo Chemical Company, LimitedInventors: Yasuo Matsumi, Mitsuo Maeda
-
Patent number: 8405230Abstract: A flip chip lead frame package includes a die and a lead frame having a die paddle and leads, and has a spacer to maintain a separation between the die and the die paddle. Also, methods for making the package are disclosed.Type: GrantFiled: January 14, 2011Date of Patent: March 26, 2013Assignee: STATS ChipPAC Ltd.Inventors: Jae Soo Lee, Geun Sik Kim, Sheila Marie L. Alvarez, Robinson Quiazon, Hin Hwa Goh, Frederick Rodriguez Dahilig
-
Patent number: 8405227Abstract: A semiconductor device (1,21) includes a solid state device (2,22), a semiconductor chip (3) that has a functional surface (3a) on which a functional element (4) is formed and that is bonded on a surface of the solid state device with the functional surface thereof facing the surface of the solid state device and while maintaining a predetermined distance between the functional surface thereof and the surface of the solid state device, an insulating film (6) that is provided on the surface (2a, 22a) of the solid state device facing the semiconductor chip and that has an opening (6a) greater in size than the semiconductor chip when the surface of the solid state device facing the semiconductor chip is vertically viewed down in plane, and a sealing layer (7) that seals a space between the solid state device and the semiconductor chip.Type: GrantFiled: July 21, 2005Date of Patent: March 26, 2013Assignee: Rohm Co., Ltd.Inventors: Kazumasa Tanida, Osamu Miyata
-
Patent number: 8406004Abstract: A method of manufacture of an integrated circuit packaging system includes providing an integrated circuit having an active side and a non-active side; forming an indent, having a flange and an indent side, from a peripheral region of the active side; and forming a conformal interconnect, having an elevated segment, a slope segment, and a flange segment, over the indent.Type: GrantFiled: December 9, 2008Date of Patent: March 26, 2013Assignee: STATS ChipPAC Ltd.Inventors: Reza Argenty Pagaila, Byung Tai Do, Linda Pei Ee Chua
-
Patent number: 8399302Abstract: The occurrence of a resin seal failure is suppressed. A molding step is carried out using a lead frame in which there are formed multiple air vent portions for discharging gas in each cavity formed in the upper die of a molding die to outside the cavity. The air vent portions are formed at positions overlapping with the other corner portions, arranged inside a gate portion of the cavity. Each of the air vent portions is led out from the other corner portions of the cavity to outside a clamp area and is extended along sides of the cavity, respectively, in the clamp area.Type: GrantFiled: June 7, 2011Date of Patent: March 19, 2013Assignee: Renesas Electronics CorporationInventors: Shigeki Tanaka, Atsushi Fujisawa, Masahiro Tani, Satoru Suzuki
-
Patent number: 8399966Abstract: Flow diverting structures for preferentially impeding, redirecting or both impeding and redirecting the flow of flowable encapsulant material, such as molding compound, proximate a selected surface or surfaces of a semiconductor die or dice during encapsulation are disclosed. Flow diverting structures may be included in or associated with one or more portions of a lead frame, such as a paddle, tie bars, or lead fingers. Flow diverting structures may also be inserted into a mold in association with semiconductor dice carried on non-lead frame substrates, such as interposers and circuit boards, to preferentially impede, redirect or both impede and redirect the flow of molding compound flowing between and over the semiconductor dice.Type: GrantFiled: May 31, 2012Date of Patent: March 19, 2013Assignee: Micron Technology, Inc.Inventor: Stephen L. James
-
Patent number: 8377751Abstract: A semiconductor device manufacturing method prevents the occurrence of a short-circuit between leads caused by peeling-off of residual resin formed on lead side faces or lead lower portions. A laser beam is radiated a plurality of times from a main surface side of leads and also a plurality of times from a back surface side of the leads to intra-dam resin formed in a dam portion, the dam portion being enclosed with adjacent leads, a dam bar and a sealing body, thereby removing all the intra-dam resin formed on lead side faces and lead lower portions. The laser beam radiation of the intra-dam resin may leave behind a sealing body-side resin portion and a projecting resin portion which projects outwardly from the sealing body.Type: GrantFiled: February 10, 2011Date of Patent: February 19, 2013Assignee: Renesas Electronics CorporationInventors: Tomoji Amanai, Toshiyuki Okabe
-
Patent number: 8378467Abstract: Retaining regions 310a and 310b are added to a pad shaped portion 303a of leads and a die pad 302 that are electrically connected via a conductive ribbon 309, so that during the bonding of the ribbon, strong ultrasonic waves can be applied in a state in which the retaining regions 310a and 310b are pressed and fixed. It is therefore possible to reduce a resistance at a joint while firmly bonding the conductive ribbon 309. Further, the bonding strength of the conductive ribbon 309 increases and thus it is possible to eliminate the need for stacking the conductive ribbons 309 and easily reduce a stress caused by ultrasonic waves on a semiconductor chip 306.Type: GrantFiled: September 8, 2009Date of Patent: February 19, 2013Assignee: Panasonic CorporationInventors: Chie Fujioka, Toshiyuki Yokoe, Daichi Kumano
-
Patent number: 8368227Abstract: The present disclosure relates to a semiconductor process, a semiconductor element and a package having a semiconductor element. The semiconductor element includes a base material and at least one through via structure. The base material has a first surface, a second surface, at least one groove and at least one foundation. The groove opens at the first surface, and the foundation is disposed on the first surface. The through via structure is disposed in the groove of the base material, and protrudes from the first surface of the base material. The foundation surrounds the through via structure. Whereby, the foundation increases the strength of the through via structure, and prevents the through via structure from cracking.Type: GrantFiled: June 8, 2010Date of Patent: February 5, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Bin-Hong Cheng
-
Patent number: 8350393Abstract: The present invention relates generally to assembly techniques. According to the present invention, the alignment and probing techniques to improve the accuracy of component placement in assembly are described. More particularly, the invention includes methods and structures to detect and improve the component placement accuracy on a target platform by incorporating alignment marks on component and reference marks on target platform under various probing techniques. A set of sensors grouped in any array to form a multiple-sensor probe can detect the deviation of displaced components in assembly.Type: GrantFiled: May 13, 2010Date of Patent: January 8, 2013Assignee: Wintec Industries, Inc.Inventor: Kong-Chen Chen
-
Patent number: 8349658Abstract: A semiconductor device has a prefabricated multi-die leadframe with a base and integrated raised die paddle and a plurality of bodies extending from the base. A thermal interface layer is formed over a back surface of a semiconductor die or top surface of the raised die paddle. The semiconductor die is mounted over the raised die paddle between the bodies of the leadframe with the TIM disposed between the die and raised die paddle. An encapsulant is deposited over the leadframe and semiconductor die. Vias can be formed in the encapsulant. An interconnect structure is formed over the leadframe, semiconductor die, and encapsulant, including into the vias. The base is removed to separate the bodies from the raised die paddle. The raised die paddle provides heat dissipation for the semiconductor die. The bodies are electrically connected to the interconnect structure. The bodies operate as conductive posts for electrical interconnect.Type: GrantFiled: May 26, 2010Date of Patent: January 8, 2013Assignee: STATS ChipPAC, Ltd.Inventors: HeeJo Chi, NamJu Cho, HanGil Shin
-
Patent number: 8331104Abstract: According to one embodiment, an electronic device includes a circuit board housed in a housing. The circuit board further includes a conductive layer, an insulating layer and a signal line. The conductive layer includes a base portion including a surface, a plurality of first projecting portions formed integrally with the base portion and extending in parallel with each other on the surface of the base portion, and a plurality of second projecting portions formed integrally with the base portion and extending in parallel with each other to cross the plurality of first projecting portions. The insulating layer is stacked on the conductive layer to cover the surface of the base portion, and the signal line is stacked on the insulating layer and extends in a direction crossing directions in which the first and second projecting portions extend.Type: GrantFiled: October 15, 2010Date of Patent: December 11, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Daigo Suzuki