Stacked Arrangement Patents (Class 257/686)
-
Patent number: 11239141Abstract: A lead frame package including first conductive layer, first electronic component, lead frames, second conductive layer and package body. First conductive layer has conductive carriers. First electronic component has first pins. Lead frames and first pins are respectively electrically connected to conductive carriers. Second conductive layer has conductive joints respectively electrically connected to lead frames so as to be electrically connected to at least a part of conductive carriers via lead frames. Package body encapsulates first conductive layer, first electronic component, and lead frames. First conductive layer and second conductive layer are located on two opposite sides of first electronic component, respectively.Type: GrantFiled: September 24, 2020Date of Patent: February 1, 2022Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ren-Shin Cheng, Shih-Hsien Wu, Yu-Wei Huang, Chih Ming Shen, Yi-Chieh Tsai
-
Patent number: 11233002Abstract: An electronic circuit is implementing using a first logic die, a second logic die, and an interposer array connecting the first logic die to the second logic die. The first logic die includes an array of output contacts. The second logic die includes an array of input contacts. The interposer array includes a plurality of interposer dice. Each interposer die includes a plurality of input contacts and a plurality of output contacts. The array of output contacts of the first logic die is bonded to at least a subset of input contacts from the plurality of input contacts of an interposer die of the plurality of interposer dice. The array of input contacts of the second logic die is bonded to at least a subset of output contacts from the plurality of output contacts of the interposer die of the plurality of interposer dice.Type: GrantFiled: January 21, 2020Date of Patent: January 25, 2022Assignee: MARVELL ASIA PTE, LTD.Inventors: Ferran Martorell, Prasad Subramaniam
-
Patent number: 11227818Abstract: An embodiment related to a stacked package is disclosed. The stacked package includes a conductive gang with gang legs electrically coupling a second component stacked over a first die to a package substrate. The first die is mounted over a die attach region of the package substrate and electrically coupled to the package substrate.Type: GrantFiled: July 29, 2020Date of Patent: January 18, 2022Assignee: UTAC Headquarters Pte. Ltd.Inventors: Wing Keung Lam, Saravuth Sirinorakul, Kok Chuen Lock, Roel Adeva Robles
-
Patent number: 11227858Abstract: A semiconductor package includes: a substrate having first substrate pads formed at one side edge thereof in a first direction and second substrate pads formed at an other side edge thereof in the first direction; a sub semiconductor package formed on the substrate, and including a sub semiconductor chip, a sub molding layer which surrounds side surfaces of the sub semiconductor chip and redistribution conductive layers which extend onto the sub molding layer while being connected with sub chip pads of the sub semiconductor chip and are connected to first redistribution pads and second redistribution pads formed at one side edge and the other side edge, respectively, of the sub molding layer in the first direction; a first chip stack formed on the sub semiconductor package, and including first main semiconductor chips; and a second chip stack formed on the first chip stack, and including second main semiconductor chips.Type: GrantFiled: June 15, 2020Date of Patent: January 18, 2022Assignee: SK hynix Inc.Inventor: Jinkyoung Park
-
Patent number: 11222833Abstract: A film structure, a chip carrier assembly, and a chip carrier device are provided. The film structure includes a film and a plurality of micro-heaters. In which, the film is applied on a substrate, and the plurality of micro-heaters is disposed on top of the film or in the film. The chip carrier assembly includes a circuit substrate and the film structure. In which, the circuit substrate carries a plurality of chips. The chip carrier device includes the chip carrier assembly and a suction unit. In which, the suction unit is arranged above the chip carrier assembly to attach on and transfer the plurality of chips to the circuit substrate. The chips are disposed on the circuit substrate through solder balls, and the micro-heaters heat the solder balls that are in contact with the chips.Type: GrantFiled: December 31, 2019Date of Patent: January 11, 2022Assignee: Skiileux Electricity Inc.Inventors: Chien-Shou Liao, Te-Fu Chang
-
Patent number: 11222869Abstract: In a stack of chips which each include active circuit regions, a plurality of through-silicon via (TSV) structures are formed for thermally conducting heat from the multi-chip stack by patterning, etching and filling with thermally conductive material a plurality of TSV openings in the multi-chip stack, including a first larger TSV opening that extends through substantially the entirety of the multi-chip stack without penetrating any active circuit region, and a second smaller TSV opening that extends down to but not through an active circuit region.Type: GrantFiled: January 14, 2019Date of Patent: January 11, 2022Assignee: ATI Technologies ULCInventor: Changyok Park
-
Patent number: 11217517Abstract: A semiconductor package may include a substrate having an upper surface on which a plurality of first pads are disposed and a lower surface on which a plurality of second pads are disposed. The semiconductor package may further include a semiconductor chip disposed on the upper surface of the substrate on which connection electrodes connected to a first set of the plurality of first pads are disposed. The semiconductor package may include an interposer having an upper surface on which a plurality of first connection pads, connected to a second set of the plurality of first pads, and a plurality of second connection pads are disposed. The semiconductor package may further include a plurality of connection terminals disposed on a set of the plurality of second connection pads of the interposer, and a molding material disposed on the upper surface of the substrate.Type: GrantFiled: March 31, 2020Date of Patent: January 4, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Juhyeon Oh, Woojin Choi
-
Patent number: 11217570Abstract: A package structure and the manufacturing method thereof are provided. The package structure includes a first package including at least one first semiconductor die encapsulated in an insulating encapsulation and through insulator vias electrically connected to the at least one first semiconductor die, a second package including at least one second semiconductor die and conductive pads electrically connected to the at least one second semiconductor die, and solder joints located between the first package and the second package. The through insulator vias are encapsulated in the insulating encapsulation. The first package and the second package are electrically connected through the solder joints. A maximum size of the solder joints is greater than a maximum size of the through insulator vias measuring along a horizontal direction, and is greater than or substantially equal to a maximum size of the conductive pads measuring along the horizontal direction.Type: GrantFiled: April 23, 2020Date of Patent: January 4, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Yu Chen, An-Jhih Su, Chi-Hsi Wu, Der-Chyang Yeh, Li-Hsien Huang, Po-Hao Tsai, Ming-Shih Yeh, Ta-Wei Liu
-
Patent number: 11217561Abstract: The present disclosure relates to a radio frequency device that includes a transfer device die and a multilayer redistribution structure underneath the transfer device die. The transfer device die includes a device region with a back-end-of-line (BEOL) portion and a front-end-of-line (FEOL) portion over the BEOL portion and a transfer substrate. The FEOL portion includes isolation sections and an active layer surrounded by the isolation sections. A top surface of the device region is planarized. The transfer substrate including a porous silicon (PSi) region resides over the top surface of the device region. Herein, the PSi region has a porosity between 1% and 80%. The multilayer redistribution structure includes a number of bump structures, which are at a bottom of the multilayer redistribution structure and electrically coupled to the FEOL portion of the transfer device die.Type: GrantFiled: November 8, 2019Date of Patent: January 4, 2022Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, Michael Carroll
-
In-package RF waveguides as high bandwidth chip-to-chip interconnects and methods for using the same
Patent number: 11211345Abstract: In-package radio frequency (RF) waveguides as high bandwidth chip-to-chip interconnects and methods for using the same are disclosed. In one example, an electronic package includes a package substrate, first and second silicon dies or tiles, and an RF waveguide. The first and second silicon dies or tiles are attached to the package substrate. The RF waveguide is formed in the package substrate and interconnects the first silicon die or tile with the second silicon die or tile.Type: GrantFiled: June 19, 2017Date of Patent: December 28, 2021Assignee: Intel CorporationInventors: Aleksandar Aleksov, Telesphor Kamgaing, Sri Ranga Sai Boyapati, Kristof Darmawikarta, Eyal Fayneh, Ofir Degani, David Levy, Johanna M. Swan -
Patent number: 11211414Abstract: An image sensor package includes a transparent substrate with a recess formed in the transparent substrate, and an image sensor positioned in the recess so that light incident on the transparent substrate passes through the transparent substrate to the image sensor. The image sensor package also includes a circuit board electrically disposed in the recess and coupled to receive image data from the image sensor, and the image sensor is positioned in the recess between the circuit board and the transparent substrate.Type: GrantFiled: December 23, 2019Date of Patent: December 28, 2021Assignee: OMNIVISION TECHNOLOGIES, INC.Inventors: Wei-Feng Lin, Ying-Chih Kuo, Ying Chung
-
Patent number: 11212947Abstract: A module having a power semiconductor device and a ceramic capacitor which is configured for cooling the power semiconductor device.Type: GrantFiled: April 5, 2017Date of Patent: December 28, 2021Assignee: EPCOS AGInventors: Markus Koini, Jürgen Konrad, Georg Kügerl
-
Patent number: 11205625Abstract: A bonded structure is disclosed. The bonded structure can include a semiconductor element comprising active circuitry. The bonded structure can include an obstructive element bonded to the semiconductor element along a bond interface, the obstructive element including an obstructive material disposed over the active circuitry, the obstructive material configured to obstruct external access to the active circuitry. The bonded element can include an artifact structure indicative of a wafer-level bond in which the semiconductor element and the obstructive element formed part of respective wafers directly bonded prior to singulation.Type: GrantFiled: April 10, 2020Date of Patent: December 21, 2021Assignee: Invensas Bonding Technologies, Inc.Inventors: Javier A. DeLaCruz, Rajesh Katkar
-
Patent number: 11205608Abstract: A semiconductor device includes an integrated circuit that is disposed at a first face side of a semiconductor substrate, the semiconductor substrate having a first face and a second face, the second face opposing the first face, the semiconductor substrate having a through hole from the first face to the second face; an external connection terminal that is disposed at the first face side; a conductive portion that is disposed in the through hole, the conductive portion being electrically connected to the external connection terminal; and an electronic element that is disposed at a second face side.Type: GrantFiled: July 27, 2020Date of Patent: December 21, 2021Assignee: Advanced Interconnect Systems LimitedInventors: Haruki Ito, Nobuaki Hashimoto
-
Patent number: 11205638Abstract: A stack package includes a package substrate having a bond finger and a stack of a first semiconductor die and a second semiconductor die. The first semiconductor die includes a first pad, a second pad, and a first redistributed line connecting the first and second pads to each other. The second semiconductor die includes a third pad, a fourth pad, and a second redistributed line connecting the third and fourth pads to each other. The first and third pads are connected to each other by a first interconnector which is bonded to the bond finger, and the second and fourth pads are connected to each other by a second interconnector.Type: GrantFiled: November 20, 2019Date of Patent: December 21, 2021Assignee: SK hynix Inc.Inventor: Bok Kyu Choi
-
Patent number: 11201096Abstract: A die-wrapped packaged device includes at least one flexible substrate having a top side and a bottom side that has lead terminals, where the top side has outer positioned die bonding features coupled by traces to through-vias that couple through a thickness of the flexible substrate to the lead terminals. At least one die includes a substrate having a back side and a topside semiconductor surface including circuitry thereon having nodes coupled to bond pads. One of the sides of the die is mounted on the top side of the flexible circuit, and the flexible substrate has a sufficient length relative to the die so that the flexible substrate wraps to extend over at least two sidewalls of the die onto the top side of the flexible substrate so that the die bonding features contact the bond pads.Type: GrantFiled: July 9, 2019Date of Patent: December 14, 2021Assignee: Texas Instruments IncorporatedInventor: Sreenivasan K. Koduri
-
Patent number: 11201135Abstract: A semiconductor package and a method of forming a semiconductor package with one or more dies over an interposer are provided. In some embodiments, the semiconductor package has a plurality of through substrate vias (TSVs) extending through an interposer substrate. A redistribution structure is arranged over a first surface of the interposer substrate, and a first die is bonded to the redistribution structure. An edge of the first die is beyond a nearest edge of the interposer substrate. A second die is bonded to the redistribution structure. The second die is laterally separated from the first die by a space.Type: GrantFiled: October 21, 2016Date of Patent: December 14, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jing-Cheng Lin, Shang-Yun Hou
-
Patent number: 11189593Abstract: A package is disclosed. The package can include a package substrate that has an opening, such as a through hole, extending from a top side to a bottom side opposite the top side of the package substrate. The package can also include a component at least partially disposed in the through hole. The component can be an electrical component. The component can be exposed at a bottom surface of the package. The package can include a bonding material that mechanically couples the component and the package substrate.Type: GrantFiled: September 13, 2019Date of Patent: November 30, 2021Assignee: Analog Devices International Unlimited CompanyInventors: Teik Tiong Toong, Mike J. Anderson
-
Patent number: 11189612Abstract: There is provided a semiconductor device including: a first semiconductor element including a first gate electrode, a first source electrode, and a first drain electrode; a second semiconductor element including a second gate electrode, a second source electrode, and a second drain electrode; a gate lead, a source lead, a first drain lead, and a second drain lead; and a resin part, wherein the first gate electrode and the first source electrode, and the first drain electrode are provided on opposite sides to each other in a first direction, wherein the second gate electrode and the second source electrode, and the second drain electrode are provided on opposite sides to each other in the first direction, wherein the first gate electrode and the second gate electrode are opposed to the first source electrode and the second source electrode, respectively, in the first direction.Type: GrantFiled: August 18, 2020Date of Patent: November 30, 2021Assignee: ROHM CO., LTD.Inventor: Kenta Suganuma
-
Patent number: 11188701Abstract: A stacked chip layout includes a central processing chip, a first active circuit block over the central processing chip, and a second active circuit block overlapping the first active circuit. The first and second active circuit blocks are within a perimeter of the central processing chip in a plan view. The stacked chip layout includes a first routing region on a same plane as the first active circuit block, and a second routing region on a same plane as the second active circuit block. The first routing region is between the second active circuit block and the central processing chip. The stacked chip layout includes a heat dissipation element over the second active circuit block and the second routing region. The second routing region is configured to convey heat from the first active circuit block to the heat dissipation element.Type: GrantFiled: January 17, 2020Date of Patent: November 30, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Ying-Yu Hsu
-
Patent number: 11182986Abstract: A method for an autonomous vehicle includes: controlling at least one system of the vehicle by a host system; monitoring, by a memory device, data associated with operation of the vehicle; determining, by the memory device based on the monitoring, first data to collect from the vehicle; collecting, by the memory device independently of the host system, the first data; and storing, by the memory device, the collected first data in a non-volatile memory.Type: GrantFiled: October 10, 2018Date of Patent: November 23, 2021Assignee: Micron Technology, Inc.Inventor: Junichi Sato
-
Patent number: 11177201Abstract: In an embodiment, a package includes a first package structure including a first integrated circuit die having an active side and a back-side, the active side including die connectors, a second integrated circuit die adjacent the first integrated circuit die, the second integrated circuit die having an active side and a back-side, the active side including die connectors, a routing die including die connectors bonded to the active sides of the first integrated circuit die and the second integrated circuit die, the routing die electrically coupling the first integrated circuit die to the second integrated circuit die, an encapsulant encapsulating the first integrated circuit die, the second integrated circuit die, and the routing die, and a first redistribution structure on and electrically connected to the die connectors of the first integrated circuit die and the second integrated circuit die.Type: GrantFiled: January 22, 2018Date of Patent: November 16, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jie Chen, Ying-Ju Chen, Hsien-Wei Chen
-
Patent number: 11177241Abstract: A semiconductor device is disclosed including a die stack including a number of dies aligned with each other with respect to an axis, and a top die that is offset along the axis the to prevent die cracking.Type: GrantFiled: March 10, 2020Date of Patent: November 16, 2021Assignee: Western Digital Technologies, Inc.Inventors: Junrong Yan, Jianming Zhang, Min Zhao, Kailei Zhang, Chee Keong Chin, Kim Lee Bock
-
Patent number: 11175019Abstract: The invention refers to a carrier for at least one lighting module, the carrier comprising: at least one mounting portion for receiving the at least one lighting module, wherein the carrier has a triangular cross section at least in sections with the at least one mounting portion being arranged on an edge of the triangular cross section; and a heat sink body portion arranged adjacent to the at least one mounting portion, wherein the heat sink body portion protrudes sidewards from the at least one mounting portion. The invention further relates to a lighting device and a method for producing such lighting device.Type: GrantFiled: November 6, 2020Date of Patent: November 16, 2021Assignee: Lumileds LLCInventors: Florent Grégoire Monestier, Michael Deckers
-
Patent number: 11177238Abstract: A semiconductor structure includes a plurality of first dies, a second die disposed over each of the first dies, and a dielectric material surrounding the first dies and the second die. The second dies overlaps a portion of each of the first dies. A dimension of the second die is different from a dimension of the first dies.Type: GrantFiled: December 13, 2019Date of Patent: November 16, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chen-Hua Yu, Chi-Hsi Wu, Der-Chyang Yeh, Hsien-Wei Chen, An-Jhih Su, Tien-Chung Yang
-
Patent number: 11177240Abstract: The present disclosure relates to a radio frequency device that includes a transfer device die and a multilayer redistribution structure underneath the transfer device die. The transfer device die includes a device region with a back-end-of-line (BEOL) portion and a front-end-of-line (FEOL) portion over the BEOL portion and a transfer substrate. The FEOL portion includes isolation sections and an active layer surrounded by the isolation sections. A top surface of the device region is planarized. The transfer substrate including a porous silicon (PSi) region resides over the top surface of the device region. Herein, the PSi region has a porosity between 1% and 80%. The multilayer redistribution structure includes a number of bump structures, which are at a bottom of the multilayer redistribution structure and electrically coupled to the FEOL portion of the transfer device die.Type: GrantFiled: November 8, 2019Date of Patent: November 16, 2021Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, Michael Carroll
-
Patent number: 11171114Abstract: An electronic assembly includes a plurality of electronic die arranged into shingles, each shingle having a multiple offset stacked die coupled by cascading connections. Each shingle is arranged in a stack of shingles with alternate shingles having die stacked in opposite directions and offset in a zigzag manner to facilitate vertical electrical connections from a top of the electronic assembly to a bottom die of each shingle.Type: GrantFiled: December 2, 2015Date of Patent: November 9, 2021Assignee: Intel CorporationInventors: Min-Tih Ted Lai, Florence R. Pon, Yuhong Cai, John G. Meyers
-
Patent number: 11169943Abstract: A master integrated circuit (IC) chip includes transmit circuitry and receiver circuitry. The transmit circuitry includes a timing signal generation circuit to generate a first timing signal, and a driver to transmit first data in response to the first timing signal. A timing signal path routes the first timing signal in a source synchronous manner with the first data. The receiver circuitry includes a receiver to receive second data from a slave IC chip, and sampling circuitry to sample the second data in response to a second timing signal that is derived from the first timing signal.Type: GrantFiled: May 5, 2020Date of Patent: November 9, 2021Assignee: Marvell Asia Pte, Ltd.Inventor: Ramin Farjadrad
-
Patent number: 11171082Abstract: A semiconductor package includes: a connection structure including a plurality of insulating layers and redistribution layers respectively disposed on the plurality of insulating layers; a semiconductor chip having connection pads connected to the redistribution layer; an encapsulant encapsulating the semiconductor chip; first and second pads arranged on at least one surface of the connection structure and each having a plurality of through-holes; a surface mount component disposed on the at least one surface of the connection structure and including first and second external electrodes positioned, respectively, in regions of the first and second pads; first and second connection vias arranged in the plurality of insulating layers and connecting the first and second pads to the redistribution layers, respectively; and first and second connection metals connecting the first and second pads and the first and second external electrodes to each other, respectively.Type: GrantFiled: October 23, 2019Date of Patent: November 9, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jihoon Kim, Mijin Park, Jinwon Lee
-
Patent number: 11171121Abstract: Semiconductor devices having redistribution structures, and associated systems and methods, are disclosed herein. In one embodiment, a semiconductor package includes a first semiconductor die including a first redistribution structure and a second semiconductor die including a second redistribution structure. The first and second semiconductor dies can be mounted on a package substrate such that the first and second redistribution structures are aligned with each other. In some embodiments, an interconnect structure can be positioned between the first and second semiconductor dies to electrically couple the first and second redistribution structures to each other. The first and second redistribution structures can be configured such that signal routing between the first and second semiconductor dies can be altered based on the location of the interconnect structure.Type: GrantFiled: March 31, 2020Date of Patent: November 9, 2021Assignee: Micron Technology, Inc.Inventors: Travis M. Jensen, David R. Hembree
-
Patent number: 11163453Abstract: A memory device comprises a smart buffer, and a memory area divided into a first memory area and a second memory area, wherein the smart buffer comprises a priority setting unit configured to receive a sensing data and a corresponding weight from a controller, determine a priority of the sensing data based on the weight, and classify the sensing data as one of first priority sensing data and second priority sensing data, and a channel controller configured to allocate at least one channel selected from among a plurality of channels to a first channel group, allocate at least another channel selected from among the plurality of channels to a second channel group, assign the first channel group to process the first priority sensing data in relation to the first memory area, and assign the second channel group to process the second priority sensing data in relation to the second memory area, wherein a number of data input/output (I/O) pins connected to the first channel group is greater than a number of data I/OType: GrantFiled: September 22, 2020Date of Patent: November 2, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Youngmin Jo, Daeseok Byeon, Tongsung Kim
-
Patent number: 11164833Abstract: Disclosed are a semiconductor device and a stacked semiconductor package. The semiconductor device may include a semiconductor chip and a plurality of chip pads disposed on the semiconductor chip in a second horizontal direction perpendicular to a first horizontal direction. The plurality of chip pads may include: a first chip pad connected to a wire extending in the first horizontal direction, when seen from the top; and a second chip pad connected to a diagonal wire extending in a direction at an angle to the first and second horizontal directions, when seen from the top. The width of the first chip pad in the second horizontal direction may be smaller than the width of the second chip pad in the second horizontal direction.Type: GrantFiled: March 31, 2020Date of Patent: November 2, 2021Assignee: SK hynix Inc.Inventors: Young Jo Park, Seung Yeop Lee
-
Patent number: 11164853Abstract: A chip package includes a first chip, a second chip, a first molding compound, and a first distribution line. The second chip vertically or laterally overlaps the first chip. The second chip has a conductive pad. The first molding compound covers the first and second chips, and surrounds the second chip. The first molding compound has a first through hole. The conductive pad is in the first through hole. The first distribution line is located on a surface of the first molding compound facing away from the second chip, and electrically connects the conductive pad in the first through hole.Type: GrantFiled: February 8, 2021Date of Patent: November 2, 2021Assignee: XINTEC INC.Inventors: Chia-Ming Cheng, Shu-Ming Chang
-
Patent number: 11166381Abstract: Solder-pinning metal pads for electronic components and techniques for use thereof to mitigate de-wetting are provided. In one aspect, a structure includes: a substrate; and a solder pad on the substrate, wherein the solder pad has sidewalls extending up from a surface thereof. For instance, the sidewalls can be present at edges of the solder pad, or inset from the edges of the solder pad. The sidewalls can be vertical or extend up from the solder pad at an angle. The sidewalls can be formed from the same material or a different material as the solder pad. A method is also provided that includes forming a solder pad on a substrate, the solder pad comprising sidewalls extending up from a surface thereof.Type: GrantFiled: September 25, 2018Date of Patent: November 2, 2021Assignee: International Business Machines CorporationInventors: Yves Martin, Tymon Barwicz
-
Patent number: 11158594Abstract: A semiconductor package includes a first semiconductor chip having a through-electrode and an upper connection pad on an upper surface of the first semiconductor chip that is connected to the through-electrode; a second semiconductor chip stacked on the first semiconductor chip, and having a lower connection pad on a lower surface of the second semiconductor chip; a non-conductive film between the first semiconductor chip and the second semiconductor chip, with the non-conductive film including voids having an average diameter of 1 ?m to 100 ?m, the voids having a volume fraction of 0.1 to 5 vol %; and a connection conductor that penetrates the non-conductive film and connects the upper connection pad and the lower connection pad.Type: GrantFiled: August 31, 2020Date of Patent: October 26, 2021Inventors: Jiseok Hong, Hyuekjae Lee, Jongpa Hong, Jihwan Hwang, Taehun Kim
-
Patent number: 11158573Abstract: Representative techniques and devices, including process steps may be employed to mitigate undesired dishing in conductive interconnect structures and erosion of dielectric bonding surfaces. For example, an embedded layer may be added to the dished or eroded surface to eliminate unwanted dishing or voids and to form a planar bonding surface. Additional techniques and devices, including process steps may be employed to form desired openings in conductive interconnect structures, where the openings can have a predetermined or desired volume relative to the volume of conductive material of the interconnect structures. Each of these techniques, devices, and processes can provide for the use of larger diameter, larger volume, or mixed-sized conductive interconnect structures at the bonding surface of bonded dies and wafers.Type: GrantFiled: October 18, 2019Date of Patent: October 26, 2021Assignee: Invensas Bonding Technologies, Inc.Inventors: Cyprian Emeka Uzoh, Gaius Gillman Fountain, Jr., Jeremy Alfred Theil
-
Patent number: 11158601Abstract: A laminating step includes a first bonding step of bonding a circuit layer of a second wafer to a circuit layer of a first wafer, a grinding step of grinding a semiconductor substrate of the second wafer, and a second bonding step of bonding a circuit layer of the third wafer to the semiconductor substrate of the second wafer. In a laser light irradiation step, a modified region is formed and a fracture extends from the modified region along a laminating direction of a laminated body by irradiating the semiconductor substrate of the first wafer with a laser light.Type: GrantFiled: July 18, 2018Date of Patent: October 26, 2021Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Takeshi Sakamoto, Ryuji Sugiura, Yuta Kondoh, Naoki Uchiyama
-
Patent number: 11152333Abstract: A semiconductor device package comprising a carrier substrate having a central well, a logic die facing and operably coupled to TSVs of the carrier substrate, and one or more memory dice in the well and operably coupled to the logic die proximate a surface thereof facing the carrier substrate. An electronic system is also disclosed.Type: GrantFiled: October 19, 2018Date of Patent: October 19, 2021Assignee: Micron Technology, Inc.Inventor: Aron T. Lunde
-
Patent number: 11145626Abstract: A semiconductor package includes a base structure having a base pad, a first semiconductor chip on the base structure, and having a first connection pad bonded to the base pad, a first bonding structure including an base insulation layer of a base structure and a first lower insulation layer of the first semiconductor chip bonded to the base insulation layer, a second semiconductor chip on the first semiconductor chip, and having a second connection pad connected to the first through-electrode, and a second bonding structure including a first upper insulation layer of the first semiconductor chip, and a second lower insulation layer of the second semiconductor chip bonded to the first upper insulation layer, and the first upper insulation layer has a dummy insulation portion extending onto the base structure around the first semiconductor chip.Type: GrantFiled: October 1, 2019Date of Patent: October 12, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Ji Hwan Hwang, Ji Hoon Kim, Ji Seok Hong, Tae Hun Kim, Hyuek Jae Lee
-
Patent number: 11147170Abstract: A display panel and a display device are provided. The display panel includes a flexible screen body having a first region and a second region. The second region has a bending transitional region coplanar with the first region, a bending region, and an extending region connected in sequence. The first region is connected to the bending region through the bending transitional region and is at least a part of an active region. The bending region and the extending region are at least a part of a non-active region and not coplanar with the first region. The bending transitional region is another part of the active region or another part of the non-active region. The display panel further includes a buffer layer disposed on surfaces of the bending transitional region and the bending region at a stress concentration side thereof. At least two sections of the buffer layer have different hardnesses.Type: GrantFiled: January 13, 2020Date of Patent: October 12, 2021Assignee: KUNSHAN GO-VISIONOX OPTO-ELECTRONICS CO., LTD.Inventor: Lingyan Chen
-
Patent number: 11145624Abstract: A semiconductor device package includes a substrate, a stacked structure and an encapsulation layer. The substrate includes a circuit layer, a first surface and a second surface opposite to the first surface. The substrate defines at least one cavity through the substrate. The stacked structure includes a first semiconductor die disposed on the first surface and electrically connected on the circuit layer, and at least one second semiconductor die stacked on the first semiconductor die and electrically connected to the first semiconductor die. The second semiconductor die is at least partially inserted into the cavity. The encapsulation layer is disposed in the cavity and at least entirely encapsulating the second semiconductor die.Type: GrantFiled: July 26, 2019Date of Patent: October 12, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: You-Lung Yen, Bernd Karl Appelt, Kay Stefan Essig
-
Patent number: 11145632Abstract: A high density die package configuration is shown for use on system boards. In one example, an apparatus includes a system board, a first package mounted to the system board, a second package mounted to the system board, and an interface package mounted between the first and the second package and coupled directly to the first package and to the second package through the respective first and second packages.Type: GrantFiled: September 29, 2017Date of Patent: October 12, 2021Assignee: Intel CorporationInventors: Juan E. Dominguez, Hyoung Il Kim, Bilal Khalaf, John Gary Meyers
-
Patent number: 11145645Abstract: Embodiments of three-dimensional (3D) memory devices having multiple memory stacks and methods for forming the 3D memory devices are disclosed. In an example, a 3D memory device includes a first device chip, a second device chip, and a bonding interface. The first device chip includes a peripheral device and a first interconnect layer. The second device chip includes a substrate, two memory stacks disposed on opposite sides of the substrate, two memory strings each extending vertically through one of the two memory stacks, and a second interconnect layer. The bonding interface is formed vertically between the first interconnect layer of the first device chip and the second interconnect layer of the second device chip.Type: GrantFiled: February 5, 2020Date of Patent: October 12, 2021Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Li Hong Xiao, Bin Hu
-
Patent number: 11139274Abstract: A semiconductor device package includes a substrate, a connection structure, a first package body and a first electronic component. The substrate has a first surface and a second surface opposite to the first surface. The connection structure is disposed on the first surface of the substrate. The first package body is disposed on the first surface of the substrate. The first package body covers the connection structure and exposes a portion of the connection structure. The first electronic component is disposed on the first package body and in contact with the portion of the connection structure exposed from the first package body.Type: GrantFiled: January 31, 2020Date of Patent: October 5, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Shang-Ruei Wu, Chien-Yuan Tseng, Meng-Jen Wang, Chen-Tsung Chang, Chih-Fang Wang, Cheng-Han Li, Chien-Hao Chen, An-Chi Tsao, Per-Ju Chao
-
Patent number: 11139041Abstract: A stacked semiconductor device includes semiconductor chips, each including a signal transfer circuit respectively transferring a command, an address, and a chip select signal to first to third through electrodes, and respectively transferring a test address and a chip ID to the second and third through electrodes according to a test control signal; a command reception circuit transferring a test command or a signal transferred from the first through electrode to an internal circuit when a signal transferred from the third through electrode is identical to the chip ID coincide with each other; and a test control circuit activating the test control signal according to deactivation of a test control signal of an upper chip, and generating the test command and the test address according to the test control signal.Type: GrantFiled: October 30, 2019Date of Patent: October 5, 2021Assignee: SK hynix Inc.Inventor: Yo-Sep Lee
-
Patent number: 11139255Abstract: A first integrated circuit chip is assembled to a second integrated circuit chip with a back-to-back surface relationship. The back surfaces of the integrated circuit chips are attached to each other using one or more of an adhesive, solder or molecular bonding. The back surface of at least one the integrated circuit chips is processed to include at least one of a trench, a cavity or a saw cut.Type: GrantFiled: May 14, 2019Date of Patent: October 5, 2021Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics (Grenoble 2) SASInventors: Denis Farison, Romain Coffy, Jean-Michel Riviere
-
Patent number: 11133285Abstract: The present disclosure, in some embodiments, relates to a method of forming a package. The method includes coupling a first package component to a second package component using a first set of conductive elements. A first polymer-comprising material is formed over the second package component and surrounding the first set of conductive elements. The first polymer-comprising material is cured to solidify the first polymer-comprising material. A part of the first polymer-comprising material is removed to expose an upper surface of the second package component. The second package component is coupled to a third package component using a second set of conductive elements that are formed onto the upper surface of the second package component.Type: GrantFiled: March 21, 2019Date of Patent: September 28, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Tse Chen, Yu-Chih Liu, Hui-Min Huang, Wei-Hung Lin, Jing Ruei Lu, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 11133234Abstract: A semiconductor device includes: a wire including a first conductive member disposed at a semiconductor substrate and a second conductive member disposed at a surface of the first conductive member, the second conductive member having an ionization tendency less than the first conductive member, wherein the first conductive member includes a first surface disposed close to the second conductive member and having a width smaller than a width of a second surface of the first conductive member which is disposed close to the semiconductor substrate, and wherein the second conductive member has a width larger than the width of the first surface of the first conductive member and smaller than the width of the second surface of the first conductive member.Type: GrantFiled: October 29, 2018Date of Patent: September 28, 2021Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Taiichi Ogumi
-
Patent number: 11133291Abstract: A chip package structure including a circuit board, a first die, a spacer, and a second die. The first die is disposed on the circuit board, and the spacer is disposed on the circuit board, in which the spacer includes a spacer part and at least one via structure penetrating through the spacer part. The second die is disposed on the first die and the spacer, and the second die is electrically connected to the circuit board through the spacer.Type: GrantFiled: March 13, 2020Date of Patent: September 28, 2021Assignee: POWERTECH TECHNOLOGY INC.Inventors: Chih-Yen Su, Chun-Te Lin
-
Patent number: 11133261Abstract: An electronic device may be a first package. The first package may include a first substrate having a first mounting surface. A first die may be coupled to the first mounting surface. A first interconnect region may be laterally spaced from the first die. The first package may be interconnected with a second package. The second package may include a second die coupled to a second mounting surface. Interconnection of the first package with the second package may establish one or more electrical communication pathways between the first package and the second package. The interconnection of the first package with the second package may interconnect the first die with the second die such that the first die and second die are in communication only through the one or more electrical communication pathways.Type: GrantFiled: December 18, 2017Date of Patent: September 28, 2021Assignee: Intel CorporationInventors: Eng Huat Goh, Min Suet Lim, Chee Kheong Yoon, Jia Yan Go