Stacked Arrangement Patents (Class 257/686)
-
Patent number: 11133290Abstract: A chip package structure including a first chip stack and a redistribution layer is provided. The first chip stack includes a plurality of first chips, a first molding layer and at least one first vertical conductive element. The plurality of first chips are sequentially stacked, wherein each of the plurality of first chips includes at least one first bonding pad, and the first bonding pads are not covered by the plurality of first chips. The first molding layer encapsulates the plurality of first chips. The at least one first vertical conductive element penetrates through the first molding layer, wherein the at least one first vertical conductive element is disposed on and electrically connected to at least one of the first bonding pads. The redistribution layer is disposed on the first chip stack and electrically connected to the at least one first vertical conductive element.Type: GrantFiled: January 7, 2020Date of Patent: September 28, 2021Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: XinRu Zeng, Peng Chen, Houde Zhou
-
Patent number: 11127604Abstract: A manufacturing method of semiconductor device includes providing a substrate, forming a sacrificial layer on the substrate, disposing first chips on the sacrificial layer, forming a first dielectric layer surrounding the first chips, forming trenches in the first dielectric layer, and forming a second dielectric layer in the trenches, wherein an upper surface of the first dielectric layer and an upper surface of the second dielectric layer are at a same plane.Type: GrantFiled: December 5, 2018Date of Patent: September 21, 2021Assignee: InnoLux CorporationInventors: Chia-Chieh Fan, Chin-Lung Ting, Cheng-Chi Wang, Ming-Tsang Wu
-
Patent number: 11127659Abstract: The invention discloses a parallel electrode combination, which includes a first power module electrode and a second power module electrode, wherein a soldering portion of the first power module electrode and a soldering portion of the second power module electrode are respectively used to connect a copper layer of a power source inside a power module, and a connecting portion of the first power module electrode and a connecting portion of the second power module electrode are opposite in parallel. The invention further discloses a power module and a power module group using the parallel electrode combination. In the invention, the connecting portion of the first power module electrode and the connecting portion of the second power module electrode are opposite in parallel.Type: GrantFiled: September 1, 2017Date of Patent: September 21, 2021Assignee: YANGZHOU GUOYANG ELECTRONIC CO., LTD.Inventors: Wenhui Xu, Yulin Wang, Hesong Teng
-
Patent number: 11127699Abstract: A chip package structure including a first chip, an encapsulant, a first redistribution layer, a second redistribution layer, a second chip, and a third chip is provided. The first chip has an active surface, a back side surface opposite to the active surface, a plurality of conductive vias, and a plurality of conductive connectors disposed on the back side surface. The encapsulant covers the active surface, the back side surface, and the conductive connectors. The encapsulant has a first encapsulating surface and a second encapsulating surface opposite to the first encapsulating surface. The first redistribution layer is disposed on the first encapsulating surface. The second redistribution layer is disposed on the second encapsulating surface. The second chip is disposed on the second redistribution layer. The third chip is disposed on the second redistribution layer. A manufacturing method of a chip package structure is also provided.Type: GrantFiled: March 25, 2020Date of Patent: September 21, 2021Assignee: Powertech Technology Inc.Inventors: Nan-Chun Lin, Hung-Hsin Hsu, Shang-Yu Chang Chien
-
Patent number: 11122703Abstract: A system comprising modules. Each module includes: a presentation system including one or more of a speaker and a video screen; and a port. In use, if the presentation system includes the speaker, the system produces sounds derived from data obtained via the port. If the presentation system includes the screen, the system displays images derived from data obtained via the port. The module can also include connectors and the system can also include actuators. Each actuator, in use, can be coupled without soldering to a connector, and the presentation system of each module can operate in response to the actuator or actuators coupled to said each module. The system can also include data storage devices, each adapted to be releasably coupled to a respective port, and the port can be selected from: microchip socket and USB port. The system can be used as part of a method.Type: GrantFiled: January 8, 2015Date of Patent: September 14, 2021Inventor: Edgar Davin Salatandre
-
Patent number: 11121071Abstract: A semiconductor device structure, for example a 3D structure, and a method for fabricating a semiconductor device. As non-limiting examples, various aspects of this disclosure provide various semiconductor package structures, and methods for manufacturing thereof, that comprise interposer, interlayer, and/or heat dissipater configurations that provide for low cost, increased manufacturability, and high reliability.Type: GrantFiled: March 9, 2020Date of Patent: September 14, 2021Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Keun Soo Kim, Jae Yun Kim, Byoung Jun Ahn, Dong Soo Ryu, Dae Byoung Kang, Chel Woo Park
-
Patent number: 11121118Abstract: The present disclosure, in some embodiments, relates to a semiconductor package. The semiconductor package includes an interposer substrate laterally surrounding through-substrate-vias. A redistribution structure is on a first surface of the interposer substrate. The redistribution structure laterally extends past an outermost sidewall of the interposer substrate. A packaged die is bonded to the redistribution structure. One or more conductive layers are arranged along a second surface of the interposer substrate opposite the first surface. A molding compound vertically extends from the redistribution structure to laterally surround the one or more conductive layers.Type: GrantFiled: October 5, 2018Date of Patent: September 14, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Shang-Yun Hou
-
Patent number: 11121103Abstract: A semiconductor package is provided which includes a package substrate, a first die, a second die, an interconnection member and a plurality of bonding wires. The first die is disposed on the package substrate. The second die is disposed over the first die. The interconnection member includes a connection plate, a plurality of redistribution structures and a plurality of bumps. The connection plate is connected to the first die. The redistribution structures are connected to the second die. The bumps couple the connection plate to the redistribution structures. The bonding wires couple the interconnection member to the package substrate and the first die.Type: GrantFiled: March 4, 2020Date of Patent: September 14, 2021Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Wu-Der Yang
-
Patent number: 11114414Abstract: A wafer structure, a method for manufacturing the same and a chip structure are provided. A first capacitor plate is arranged in a first chip, a second capacitor plate is arranged in a second chip, and the first chip is stacked together via bonding layers with the second chip with a front surface of the first chip facing toward a front surface of the second chip. In this way, a capacitor structure formed by the first capacitor plate, the second capacitor plate and dielectric materials provided therebetween is formed while bonding the first chip and second chip together, and the capacitor plate and the dielectric materials may be formed while forming a device interconnection structure in the chip, such that no additional process is required, thereby improving device integration and process integration.Type: GrantFiled: September 25, 2019Date of Patent: September 7, 2021Assignee: Wuhan Xinxin Semiconductor Manufacturing Co., Ltd.Inventors: Yang Li, Sheng Hu
-
Patent number: 11114358Abstract: A semiconductor package includes a substrate, a plurality of electronic components mounted on a first surface of the substrate, and an encapsulant disposed on the first surface of the substrate so that at least one of the plurality of electronic components is embedded in the encapsulant. The substrate includes a flow preventing portion including at least one flow preventing groove disposed in the first surface and adjacent to the encapsulant and/or at least one dam disposed on the first surface and adjacent to the encapsulant.Type: GrantFiled: January 30, 2020Date of Patent: September 7, 2021Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Suk Youn Hong, Han Su Park
-
Patent number: 11107782Abstract: A radio frequency module includes a mounting substrate, a low-noise amplifier including an amplifying element and amplifying a radio frequency signal, and an impedance matching circuit including an integrated first inductor, in which the first inductor is connected to an input terminal of the low-noise amplifier, the low-noise amplifier and the impedance matching circuit are laminated in a direction perpendicular to a main surface of the mounting substrate, and a first multilayer body on which the low-noise amplifier and the impedance matching circuit are laminated is mounted on the main surface.Type: GrantFiled: September 13, 2019Date of Patent: August 31, 2021Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Takanori Uejima
-
Patent number: 11107798Abstract: Embodiments of the present disclosure include semiconductor packages and methods of forming the same. An embodiment is a method including forming a first die package, the first die package including a first die, a first electrical connector, and a first redistribution layer, the first redistribution layer being coupled to the first die and the first electrical connector, forming an underfill over the first die package, patterning the underfill to have an opening to expose a portion of the first electrical connector, and bonding a second die package to the first die package with a bonding structure, the bonding structure being coupled to the first electrical connector in the opening of the underfill.Type: GrantFiled: May 18, 2020Date of Patent: August 31, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Jing-Cheng Lin, Po-Hao Tsai
-
Patent number: 11101244Abstract: Stacked semiconductor die assemblies with die support members and associated systems and methods are disclosed herein. In one embodiment, a semiconductor die assembly can include a package substrate, a first semiconductor die attached to the package substrate, and a support member attached to the package substrate. The support member can be separated from the first semiconductor die, and a second semiconductor die can have one region coupled to the support member and another region coupled to the first semiconductor die.Type: GrantFiled: May 18, 2020Date of Patent: August 24, 2021Assignee: Micron Technology, Inc.Inventors: Seng Kim Ye, Hong Wan Ng
-
Patent number: 11101240Abstract: A semiconductor package including an improved isolation bonding film and methods of forming the same are disclosed. In an embodiment, a semiconductor device includes a first die bonded to a package substrate, the first die including vias extending through a substrate, the vias extending above a top surface of the substrate; a first dielectric film extending along a top surface of the package substrate, along the top surface of the substrate, and along sidewalls of the first die, the vias extending through the first dielectric film; a second die bonded to the first dielectric film and the vias; and an encapsulant over the package substrate, the first die, the first dielectric film, and the second die.Type: GrantFiled: June 28, 2019Date of Patent: August 24, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Tsu Chung, Ku-Feng Yang, Yung-Chi Lin, Wen-Chih Chiou, Chen-Hua Yu
-
Patent number: 11099235Abstract: A semiconductor device is provided. The semiconductor device includes a first test pad and a plurality of second test pads. The first test pad includes a central portion and a plurality of peripheral portions. The plurality of peripheral portions are disposed adjacent to edges of the central portion. The plurality of peripheral portions are not in contact with each other and with the central portion. The first test pad has a plurality of detection directions, and at least one of the plurality of peripheral portions is disposed in one of the plurality of detection directions. Each of the plurality of second test pads is electrically connected to one of the plurality of peripheral portions through a first connection trace.Type: GrantFiled: April 7, 2020Date of Patent: August 24, 2021Assignee: WINBOND ELECTRONICS CORP.Inventors: Jian-Sheng Chen, Ming-Hung Lai, Ming-Huan Hsieh
-
Patent number: 11101245Abstract: Multi-chip modules may include stacked semiconductor devices having spacers therebetween. Discrete conductive elements may extend over the active surface of an underlying semiconductor device from respective bond pads of the underlying semiconductor device, through a space formed by the spacers, to respective contact areas on a substrate. Each discrete conductive element extending through two side openings opposite one another may extend from a respective centrally located bond pad proximate to a central portion of the active surface of the underlying semiconductor device. Each discrete conductive element extending through another, perpendicular opening may extend from a respective peripheral bond pad located proximate to a peripheral portion of the active surface of the underlying semiconductor device.Type: GrantFiled: July 29, 2020Date of Patent: August 24, 2021Assignee: Micron Technology, Inc.Inventor: Eric Tan Swee Seng
-
Patent number: 11101254Abstract: A system in package and method for making a system in package. A plurality of passive devices are coupled to an interposer. A molding compound envelopes the plurality of passive devices and defines a platform having a substantially planar surface. The interposer is coupled to a substrate. A plurality of integrated circuit dies are coupled in a stack to the planar surface.Type: GrantFiled: December 25, 2015Date of Patent: August 24, 2021Assignee: Intel CorporationInventors: Zhicheng Ding, Bin Liu
-
Patent number: 11101229Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a first conductive body, a second conductive body positioned separate from the first conductive body, a plurality of liners respectively correspondingly attached to a side surface of the first conductive body and a side surface of the second conductive body, and a first insulating segment positioned between the first conductive body and the second conductive body.Type: GrantFiled: September 17, 2019Date of Patent: August 24, 2021Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Ping Hsu
-
Patent number: 11101192Abstract: Disclosed herein is a device having an embedded heat spreader and method for forming the same. A carrier substrate may comprise a carrier, an adhesive layer, a base film layer, and a seed layer. A patterned mask is formed with a heat spreader opening and via openings. Vias and a heat spreader may be formed in the pattern mask openings at the same time using a plating process and a die attached to the head spreader by a die attachment layer. A molding compound is applied over the die and heat spreader so that the heat spreader is disposed at the second side of the molded substrate. A first RDL may have a plurality of mounting pads and a plurality of conductive lines is formed on the molded substrate, the mounting pads may have a bond pitch greater than the bond pitch of the die contact pads.Type: GrantFiled: December 24, 2018Date of Patent: August 24, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei Sen Chang, Tsung-Hsien Chiang, Yen-Chang Hu, Ching-Wen Hsiao
-
Patent number: 11101262Abstract: Stacked semiconductor die assemblies with support members and associated systems and methods are disclosed herein. In one embodiment, a semiconductor die assembly can include a package substrate, a first semiconductor die attached to the package substrate, and a plurality of support members also attached to the package substrate. The plurality of support members can include a first support member and a second support member disposed at opposite sides of the first semiconductor die, and a second semiconductor die can be coupled to the support members such that at least a portion of the second semiconductor die is over the first semiconductor die.Type: GrantFiled: November 8, 2019Date of Patent: August 24, 2021Assignee: Micron Technology, Inc.Inventors: Hong Wan Ng, Seng Kim Ye
-
Patent number: 11101145Abstract: A semiconductor device is provided. The semiconductor device includes a base substrate, a die stacking unit, a number of dummy micro bumps, and an underfill material. The die stacking unit, which is mounted on the base substrate, includes a first die, a second die, and a number of first conductive joints. The first die and the second die are stacked on each other, and the first conductive joints are disposed between and connected to the first die and the second die. The dummy micro bumps, which are disposed between the first conductive joints, are connected to the first die but not to the second die. The underfill material is filled into a number of gaps between the base substrate, the first die, the second die, the first conductive joints, and the dummy micro bumps.Type: GrantFiled: November 1, 2018Date of Patent: August 24, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Tsung-Fu Tsai, Chen-Hsuan Tsai, Chung-Chieh Ting, Shih-Ting Lin, Szu-Wei Lu
-
Patent number: 11101243Abstract: A semiconductor package including a circuit substrate including a plurality of interconnections; a first chip on the circuit substrate; a second chip stacked on the first chip; a plurality of first pads on the circuit substrate, the plurality of first pads overlapping the first chip; a plurality of bumps between the circuit substrate and the first chip; a plurality of second pads on an edge portion of a first side of the circuit substrate, the plurality of second pads electrically connected to the second chip through a conductive wire; an underfill that fills a space between the circuit substrate and the first chip; and a first dam on the circuit substrate, the first dam overlapping the first chip. The first dam includes a conductive material and overlaps at least one of the plurality of interconnections.Type: GrantFiled: November 12, 2019Date of Patent: August 24, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jongho Park, Kyungsuk Oh, Hyunki Kim, Yongkwan Lee, Sangsoo Kim, Seungkon Mok, Junyoung Oh, Changyoung Yoo
-
Patent number: 11094639Abstract: The present disclosure provides a manufacturing method of a semiconductor packaging, including forming a redistribution layer (RDL) on a carrier, defining an active portion and a dummy portion of the RDL, and placing a semiconductor die over the dummy portion of the RDL. The present disclosure also provides a manufacturing method of a package-on-package (PoP) semiconductor structure, including forming a first redistribution layer (RDL) on a polymer-based layer of a carrier, defining an active portion and a dummy portion of the first RDL, placing a semiconductor die over the dummy portion of the first RDL, a back side of the semiconductor die facing the first RDL, forming a second RDL over a front side of the semiconductor die, the front side having at least one contact pad, and attaching a semiconductor package at the back side of the semiconductor die.Type: GrantFiled: September 28, 2018Date of Patent: August 17, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Jing-Cheng Lin, Po-Hao Tsai, Ying Ching Shih, Szu Wei Lu
-
Patent number: 11094680Abstract: Various packages and methods of forming packages are discussed. According to an embodiment, a package includes a processor die at least laterally encapsulated by an encapsulant, a memory die at least laterally encapsulated by the encapsulant, and a redistribution structure on the encapsulant. The processor die is communicatively coupled to the memory die through the redistribution structure. According to further embodiments, the memory die can include memory that is a cache of the processor die, and the memory die can comprise dynamic random access memory (DRAM).Type: GrantFiled: December 16, 2019Date of Patent: August 17, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Der-Chyang Yeh, An-Jhih Su
-
Patent number: 11088061Abstract: A substrate includes a first dielectric layer having a first surface and a second dielectric layer having a first surface disposed adjacent to the first surface of the first dielectric layer. The substrate further includes a first conductive via disposed in the first dielectric layer and having a first end adjacent to the first surface of the first dielectric layer and a second end opposite the first end. The substrate further includes a second conductive via disposed in the second dielectric layer and having a first end adjacent to the first surface of the second dielectric layer. A width of the first end of the first conductive via is smaller than a width of the second end of the first conductive via, and a width of the first end of the second conductive via is smaller than the width of the first end of the first conductive via.Type: GrantFiled: March 10, 2020Date of Patent: August 10, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Lin Ho, Chih-Cheng Lee
-
Patent number: 11088125Abstract: A package includes a first package and a second package over and bonded to the first package. The first package includes a first device die, and a first encapsulant encapsulating the first device die therein. The second package includes an Independent Passive Device (IPD) die, and a second encapsulant encapsulating the IPD die therein. The package further includes a power module over and bonded to the second package.Type: GrantFiled: September 17, 2019Date of Patent: August 10, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chia Lai, Cheng-Chieh Hsieh, Tin-Hao Kuo, Hao-Yi Tsai, Chung-Shi Liu, Chen-Hua Yu
-
Patent number: 11088117Abstract: Disclosed is a semiconductor package. The semiconductor package includes a substrate including an opening, a first semiconductor chip, disposed on the substrate, including a plurality of first chip pads exposed through the opening, a second semiconductor chip, disposed on the first semiconductor chip to partially overlap with the first semiconductor chip, including a plurality of second chip pads, aligned with the opening, and a redistribution layer formed on a surface on which the second chip pads of the second semiconductor chip are disposed. One or more of the second chip pads overlaps with the first semiconductor chip and is covered by the first semiconductor chip and with the remaining pads of the second chip pads being exposed through the opening. The redistribution layer includes redistribution pads, exposed through the opening, and includes redistribution lines, configured to connect the one or more of the second chip pads to the redistribution pads.Type: GrantFiled: December 10, 2019Date of Patent: August 10, 2021Assignee: SK hynix Inc.Inventors: Hyun-Chul Seo, Jun-Sik Kim
-
Patent number: 11081451Abstract: A microelectronic device can include a polymer, a semiconductor, and a matching layer. The polymer can include a first coefficient of thermal expansion. The semiconductor can be coupled to the polymer layer. The matching layer can be adjacent the semiconductor, and the matching layer can include a second coefficient of thermal expansion that is about the same as the first coefficient of thermal expansion.Type: GrantFiled: March 10, 2017Date of Patent: August 3, 2021Assignee: Intel CorporationInventors: Yong She, Bin Liu, Zhicheng Ding, Aiping Tan
-
Patent number: 11081428Abstract: An electronic device includes a package structure with opposite first and second sides spaced apart along a first direction, opposite third and fourth sides spaced apart along a second direction, opposite fifth and sixth sides spaced apart along a third direction, the first, second, and third directions being orthogonal to one another. A set of first leads extend outward from the first side along the first direction, a set of second leads extend outward from the second side along the first direction, and a thermal pad includes a first portion that extends along a portion of the fifth side, and a second portion that extends along a portion of the third side to facilitate cooling and visual solder inspection when soldered to a host printed circuit board.Type: GrantFiled: August 10, 2019Date of Patent: August 3, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Stanley Chou, Yuh-Harng Chien, Steven Alfred Kummerl, Bo-Hsun Pan, Pi-Chiang Huang, Frank Yu, Chih-Chien Ho
-
Patent number: 11081392Abstract: A method includes providing first and second wafers; forming a first device layer in a top portion of the first wafer; forming a second device layer in a top portion of the second wafer; forming a first groove in the first device layer; forming a second groove in the second device layer; bonding the first and second wafers together after at least one of the first and second grooves is formed; and dicing the bonded first and second wafers by a cutting process, wherein the cutting process cuts through the first and second grooves.Type: GrantFiled: September 3, 2019Date of Patent: August 3, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Tsung-Hsing Lu, Jun He, Li-Huan Chu, Pei-Haw Tsao
-
Patent number: 11081437Abstract: An imaging element mounting board for mounting an imaging element has a wire region including a first insulating layer, a metal wire disposed at one side in a thickness direction of the first insulating layer, and a second insulating layer disposed at one side in the thickness direction of the metal wire. An equivalent elastic modulus of the wire region is 5 GPa or more and 55 GPa or less.Type: GrantFiled: April 4, 2018Date of Patent: August 3, 2021Assignee: NITTO DENKO CORPORATIONInventors: Shusaku Shibata, Yoshihiro Kawamura, Hayato Takakura, Takahiro Takano, Shuichi Wakaki
-
Patent number: 11081468Abstract: Systems, apparatuses, and methods using wire bonds and direct chip attachment (DCA) features in stacked die packages are described. A stacked die package includes a substrate and at least a first semiconductor die and a second semiconductor die that are vertically stacked above the substrate. An active surface of the first semiconductor die faces an upper surface of the substrate and the first semiconductor die is operably coupled to the substrate by direct chip attachment DCA features. A back side surface of the second semiconductor die faces a back side surface of the first semiconductor die. The second semiconductor die is operably coupled to the substrate by wire bonds extending between an active surface thereof and the upper surface of the substrate.Type: GrantFiled: August 28, 2019Date of Patent: August 3, 2021Assignee: Micron Technology, Inc.Inventors: Hiroki Fujisawa, Raj K. Bansal, Shunji Kuwahara, Mitsuaki Katagiri, Satoshi Isa
-
Patent number: 11081366Abstract: A method of making a semiconductor device includes mounting at least two semiconductor dies to a die pad of a leadframe in spaced apart relation to each other, the leadframe having a plurality of preformed leads, electrically connecting each semiconductor die to at least one preformed lead of the leadframe, forming a molding structure including at least part of the semiconductor dies and the preformed leads of the leadframe, and forming a trench in the molding structure in a space between the at least two semiconductor dies, the trench separating the die pad into first and second die pad portions.Type: GrantFiled: December 5, 2018Date of Patent: August 3, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Bernard Kaebin Andres Ancheta, Emerson Mamaril Enipin, John Carlo Cruz Molina
-
Patent number: 11081470Abstract: Various aspects of this disclosure provide a semiconductor device and a method of manufacturing a semiconductor device. As a non-limiting example, various aspects of this disclosure provide a semiconductor device comprising a stacked die structure and a method of manufacturing thereof.Type: GrantFiled: November 11, 2019Date of Patent: August 3, 2021Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Won Geol Lee, Won Chul Do, Ji Hun Yi
-
Patent number: 11069592Abstract: A semiconductor includes a lower structure, an upper structure on the lower structure, and a connection pattern between the lower structure and the upper structure. The connection pattern is configured to electrically connect the lower structure and the upper structure to each other. The lower structure includes a lower base and a first lower chip on the lower base. The first lower chip includes a chip bonding pad, a pad structure, and a heat sink structure. The connection pattern is connected to the upper structure and extends away from the upper structure to be connected to the pad structure. The pad structure has a thickness greater than a thickness of the chip bonding pad. At least a portion of the heat sink structure is at a same height level as at least a portion of the pad structure.Type: GrantFiled: September 25, 2019Date of Patent: July 20, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Ji Hwang Kim, Jong Bo Shim, Jang Woo Lee, Yung Cheol Kong, Young Hoon Hyun
-
Patent number: 11069634Abstract: An amplifier includes an amplifier circuit configured to include a transistor that amplifies a signal, an insulating film provided over the amplifier circuit, an input pad provided over the insulating film and coupled to the transistor through a wiring in the insulating film, an output pad provided over the insulating film and coupled to the transistor through the wiring in the insulating film, and a metal layer provided over the insulating film to be grounded, and configured to include an opening that extends in a second direction intersecting with a first direction in a plane direction, the signal propagating from the input pad to the output pad in the first direction, and the opening being at a position overlapping the transistor.Type: GrantFiled: October 24, 2019Date of Patent: July 20, 2021Assignee: FUJITSU LIMITEDInventors: Ikuo Soga, Yoichi Kawano
-
Patent number: 11069644Abstract: A semiconductor device and method is disclosed. In one embodiment, the semiconductor device comprises a semiconductor die comprising a first surface and a second surface opposite to the first surface, a first metallization layer disposed on the first surface of the semiconductor die, a first solder layer disposed on the first metallization layer, wherein the first solder layer contains the compound Sn/Sb, and a first contact member comprising a Cu-based base body and a Ni-based layer disposed on a main surface of the Cu-based base body, wherein the first contact member is connected with the Ni-based layer to the first solder layer.Type: GrantFiled: August 30, 2019Date of Patent: July 20, 2021Assignee: Infineon Technologies AGInventors: Thomas Behrens, Alexander Heinrich, Evelyn Napetschnig, Bernhard Weidgans, Catharina Wille, Christina Yeong
-
Patent number: 11063037Abstract: A semiconductor device comprises a stack structure comprising decks each comprising a memory element level comprising memory elements, and a control logic level in electrical communication with the memory element level and comprising control logic devices. At least one of the control logic devices of the control logic level of one or more of the decks comprises at least one device exhibiting transistors laterally displaced from one another. A memory device, a thin film transistor control logic assembly, an electronic system, and a method of operating a semiconductor device are also described.Type: GrantFiled: January 8, 2020Date of Patent: July 13, 2021Assignee: Micron Technology, Inc.Inventors: Scott E. Sills, Kurt D. Beigel
-
Patent number: 11063023Abstract: The present disclosure provides a semiconductor package, including a semiconductor die layer and a through insulator via (TIV). The semiconductor die layer has an active surface. The TIV is electrically coupled to the active surface. The TIV includes a body and a mesa. The body is surrounded by molding compound. The mesa has a tapered sidewall over the body. A portion of the tapered sidewall is covered by a seed layer.Type: GrantFiled: August 13, 2020Date of Patent: July 13, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Feng-Cheng Hsu, Jui-Pin Hung, Shin-Puu Jeng
-
Patent number: 11056373Abstract: Semiconductor packages and fan out die stacking processes are described. In an embodiment, a package includes a first level die and a row of conductive pillars protruding from a front side of the first level die. A second level active die is attached to the front side of the first level die, and a redistribution layer (RDL) is formed on an in electrical contact with the row of conductive pillars and a front side of the second level active die.Type: GrantFiled: October 20, 2015Date of Patent: July 6, 2021Assignee: Apple Inc.Inventors: Jun Zhai, Kwan-Yu Lai, Kunzhong Hu
-
Patent number: 11054953Abstract: A display device includes: a display panel including a display area in which a plurality of pixels are arranged to display images and a non-display area around the display area. A flexible printed circuit board is connected to the display panel and a driving integrated circuit is arranged on the flexible printed circuit board. A home integrated circuit is arranged on the driving integrated circuit and overlapping the driving integrated circuit.Type: GrantFiled: April 20, 2018Date of Patent: July 6, 2021Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Geunjeong Park, Yongjun Jang, Byungsun Kim, Ahyoung Son
-
Patent number: 11058007Abstract: A component carrier with a) a first component carrier portion having a blind opening; b) a component arranged in the blind opening; and c) a second component carrier portion at least partially filling the blind opening. At least one of the first component carrier portion and the second component carrier portion includes a flexible component carrier material, and the first component carrier portion and the second component carrier portion form a stack of a plurality of electrically insulating layer structures and/or electrically conductive layer structures. It is further described a method for manufacturing such a component carrier.Type: GrantFiled: November 6, 2018Date of Patent: July 6, 2021Assignee: AT&S Austria Technologie & Systemtechnik AktiengesellschaftInventors: Marco Gavagnin, Markus Leitgeb, Alexander Kasper, Gernot Schulz
-
Patent number: 11056459Abstract: A method for forming a chip package structure is provided. The method includes partially removing a first redistribution layer to form an alignment trench in the first redistribution layer. The alignment trench surrounds a bonding portion of the first redistribution layer. The method includes forming a liquid layer over the bonding portion. The method includes disposing a chip structure over the liquid layer, wherein a first width of the bonding portion is substantially equal to a second width of the chip structure. The method includes evaporating the liquid layer. The chip structure is in direct contact with the bonding portion after the liquid layer is evaporated.Type: GrantFiled: April 3, 2019Date of Patent: July 6, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hang Tung, Tung-Liang Shao, Su-Chun Yang, Geng-Ming Chang, Chen-Hua Yu
-
Patent number: 11056423Abstract: A semiconductor device includes a semiconductor chip mounted to a mounting substrate with an interposer interposed therebetween such that a surface of the semiconductor chip on which bumps are formed faces a surface of the mounting substrate. The mounting substrate has a plurality of metal parts formed as terminals on a surface of the mounting substrate and in contact with electrode pads connected to multilayer wiring. The semiconductor chip has a plurality of functional elements formed in an inner layer and a plurality of bumps formed in contact with element wiring lines of the functional elements such that the bumps protrude from the surface of the semiconductor chip. The interposer has a plurality of first recesses formed in the surface of the interposer facing the surface of the semiconductor chip on which the bumps are formed such that the first recesses accommodate only the bumps.Type: GrantFiled: May 14, 2019Date of Patent: July 6, 2021Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yuichi Sano, Atsushi Kurokawa
-
Patent number: 11051391Abstract: A component carrier has a base structure with a recess, a thermally highly conductive coating covering at least a part of a surface of the base structure, and a component in the recess.Type: GrantFiled: January 25, 2018Date of Patent: June 29, 2021Assignee: AT&S (China) Co. Ltd.Inventors: Mikael Tuominen, Annie Tay, Artan Baftiri
-
Patent number: 11044813Abstract: An all-directions embedded module includes a substrate layer, many first embedded pads, many second embedded pads, and many side wall circuits. The substrate layer comprises a first surface, a second surface opposite to the first surface, and a plurality of side surfaces connected to the first surface and the second surface. The first embedded pads is formed on the first surface. The second embedded pads is formed on the second surface. The side wall circuits embedded in the substrate layer and exposed from the side surfaces. The all-directions embedded module further includes a plurality of first connecting circuits formed on the first surface and a plurality of second connecting circuits formed on the second surface. The first embedded pads is connected to the side wall circuits by the first connecting circuits. The second embedded pads is connected to the side wall circuits by the second connecting circuits.Type: GrantFiled: December 13, 2019Date of Patent: June 22, 2021Assignees: HongQiSheng Precision Electronics (QinHuangDao) Co., Ltd., Avary Holding (Shenzhen) Co., Limited.Inventor: Chih-Chieh Fu
-
Patent number: 11040427Abstract: A method of processing a workpiece which includes metal in a work surface by a processing unit including a grindstone or a polishing pad includes a processing step of grinding or polishing the workpiece by the processing unit while supplying a processing fluid to the work surface of the workpiece. The processing fluid contains an organic acid and an oxidizing agent.Type: GrantFiled: March 11, 2015Date of Patent: June 22, 2021Assignee: DISCO CORPORATIONInventor: Kenji Takenouchi
-
Patent number: 11043410Abstract: A package includes a device die, a molding material molding the device die therein, a through-via substantially penetrating through the molding material, wherein the through-via has an end. The end of the through-via is tapered and has rounded sidewall surfaces. The package further includes a redistribution line electrically coupled to the through-via.Type: GrantFiled: March 25, 2020Date of Patent: June 22, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsien-Wei Chen
-
Patent number: 11031347Abstract: A semiconductor package including a heat spreading layer having at least one hole, a first semiconductor chip below the heat spreading layer, a redistribution structure below the first semiconductor chip, a first mold layer between the heat spreading layer and the redistribution structure, a shielding wall extending from the redistribution structure and the heat spreading layer and surrounding the first semiconductor chip, and a first conductive pillar extending from the redistribution structure into the hole may be provided.Type: GrantFiled: April 11, 2019Date of Patent: June 8, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Young-lyong Kim, Hyun-soo Chung, Dong-hyeon Jang
-
Patent number: 11031363Abstract: Interconnect structures, packaged semiconductor devices, and methods of packaging semiconductor devices are disclosed. In some embodiments, an interconnect structure includes dielectric layers, a conductive layer disposed in the dielectric layers, and a via layer disposed in the dielectric layers proximate the conductive layer. An underball metallization (UBM) layer is disposed in the dielectric layers proximate the via layer. A first connector coupling region is disposed in the via layer and the UBM layer. A via layer portion of the first connector coupling region is coupled to a first contact pad in the conductive layer. A second connector coupling region is disposed in the UBM layer. The second connector coupling region is coupled to a conductive segment in the UBM layer and the via layer. The second connector coupling region is coupled to a second contact pad in the conductive layer by the conductive segment.Type: GrantFiled: September 20, 2019Date of Patent: June 8, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsien-Wei Chen