Reduction Of Copper Oxide, Treatment Of Oxide Layer (epo) Patents (Class 257/E21.081)
-
Patent number: 8637917Abstract: An insulating pattern is disposed on a surface of a semiconductor substrate and includes a silicon oxynitride film. A conductive pattern is disposed on the insulating pattern. A data storage pattern and a vertical channel pattern are disposed within a channel hole formed to vertically penetrate the insulating pattern and the conductive pattern. The data storage pattern and the vertical channel pattern are conformally stacked along sidewalls of the insulating pattern and the conductive pattern. A concave portion is formed in the semiconductor substrate adjacent to the insulating pattern. The concave portion is recessed relative to a bottom surface of the insulating pattern.Type: GrantFiled: August 12, 2011Date of Patent: January 28, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Ju-Yul Lee, Han-Mei Choi, Dong-Chul Yoo, Young-Jong Je, Ki-Hyun Hwang
-
Patent number: 8349731Abstract: Embodiments of methods for forming Cu diffusion barriers for semiconductor interconnect structures are provided. The method includes oxidizing an exposed outer portion of a copper line that is disposed along a dielectric substrate to form a copper oxide layer. An oxide reducing metal is deposited onto the copper oxide layer. The copper oxide layer is reduced with at least a portion of the oxide reducing metal that oxidizes to form a metal oxide barrier layer. A dielectric cap is deposited over the metal oxide barrier layer.Type: GrantFiled: March 25, 2011Date of Patent: January 8, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventor: Errol Todd Ryan
-
Patent number: 8198104Abstract: A method of manufacturing a semiconductor device on a semiconductor substrate, includes the steps of forming a first metal film on a front surface of the semiconductor substrate; forming a second metal film on the surface of the first metal film; activating a surface of the second metal film to provide an activated surface; and forming a plated film on the activated surface by a wet plating method in a plating bath that includes a reducing agent that is oxidized during plating and that has a rate of oxidation, wherein the second metal film is a metal film mainly composed of a first substance that enhances the rate of oxidation of the reducing agent in the plating bath. Wet plating is preferably an electroless process.Type: GrantFiled: March 22, 2010Date of Patent: June 12, 2012Assignee: Fuji Electric Co., Ltd.Inventors: Yuichi Urano, Takayasu Horasawa
-
Patent number: 7910451Abstract: A node dielectric, an inner electrode, and a buried strap cavity are formed in the deep trench in an SOI substrate. A buried layer contact cavity is formed by lithographic methods. The buried strap cavity and the buried layer contact cavity are filled simultaneously by deposition of a conductive material, which is subsequently planarized to form a buried strap in the deep trench and a buried contact via outside the deep trench. The simultaneous formation of the buried strap and the buried contact via enables formation of a deep trench capacitor in the SOI substrate in an economic and efficient manner.Type: GrantFiled: April 4, 2008Date of Patent: March 22, 2011Assignee: International Business Machines CorporationInventor: Thomas W. Dyer
-
Patent number: 7807515Abstract: Disclosed is an oxide semiconductor having an amorphous structure, wherein higher mobility and reduced carrier concentration are achieved. Also disclosed are a thin film transistor, a method for producing the oxide semiconductor, and a method for producing the thin film transistor. Specifically disclosed is an oxide semiconductor which is characterized by being composed of an amorphous oxide represented by the following a general formula: Inx+1MZny+1SnzO(4+1.5x+y+2z) (wherein M is Ga or Al, 0?x?1, ?0.2?y?1.2, z?0.4 and 0.5?(x+y)/z?3). This oxide semiconductor is preferably subjected to a heat treatment in an oxidizing gas atmosphere after film formation. Also specifically disclosed is a thin film transistor which is characterized by comprising the oxide semiconductor.Type: GrantFiled: May 25, 2007Date of Patent: October 5, 2010Assignee: Fuji Electric Holding Co., Ltd.Inventors: Hisato Kato, Haruo Kawakami, Nobuyuki Sekine, Kyoko Kato
-
Patent number: 7727891Abstract: A method of manufacturing a semiconductor device, including the following processes of forming a structure in which a barrier metal containing at least of Ti and Ta and a copper wiring are exposed on its surface, or a structure in which at least one substance selected from the group consisting of Ti, W, and Cu and Al are exposed on its surface, above a semiconductor substrate, and supplying a hydrogen-dissolved solution dissolving hydrogen gas to the surface of the structure.Type: GrantFiled: March 9, 2005Date of Patent: June 1, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Yoshitaka Matsui, Masako Kodera
-
Patent number: 7405153Abstract: A process for the formation of an interconnect in a semiconductor structure including the steps of forming a dielectric layer on a substrate, forming a first barrier layer on the dielectric layer, forming a second barrier layer on the first barrier layer, wherein the second barrier layer is selected from the group consisting of ruthenium, platinum, palladium, rhodium and iridium and wherein the formation of the second barrier layer is manipulated so that the bulk concentration of oxygen in the second barrier layer is 20 atomic percent or less, and forming a conductive layer on the second barrier layer. The process may additionally include a step of treating the second barrier to reduce the amount of oxide on the surface of the second barrier layer.Type: GrantFiled: January 17, 2006Date of Patent: July 29, 2008Assignee: International Business Machines CorporationInventors: Sandra G. Malhotra, Hariklia Deligianni, Stephen M. Rossnagel, Xiaoyan Shao, Tsong-Lin Tai, Oscar van der Straten
-
Patent number: 7294883Abstract: In a nonvolatile memory cell (110), the select gate transistor is formed as a buried channel transistor to increase the transistor current.Type: GrantFiled: June 30, 2005Date of Patent: November 13, 2007Assignee: ProMOS Technologies, Inc.Inventor: Yi Ding
-
Publication number: 20070141827Abstract: Embodiments relate to a method for forming a copper line. According to embodiments, the method may include forming an insulation layer on a semiconductor substrate, forming a copper line pattern on the insulation layer, and forming a copper line; removing a copper oxide layer through a reactive preclean process, the copper oxide layer being formed on a surface of the copper line in the step of forming the copper line, and depositing a capping layer covering the copper line and the insulation layer without the reactive preclean process and vacuum interruption.Type: ApplicationFiled: December 12, 2006Publication date: June 21, 2007Inventor: Kyu Cheol Shim
-
Patent number: 7229911Abstract: Methods are provided for processing a substrate for depositing an adhesion layer between a conductive material and a dielectric layer. In one aspect, the invention provides a method for processing a substrate including positioning a substrate having a conductive material disposed thereon, introducing a reducing compound or a silicon based compound, exposing the conductive material to the reducing compound or the silicon based compound, and depositing a silicon carbide layer without breaking vacuum.Type: GrantFiled: August 30, 2004Date of Patent: June 12, 2007Assignee: Applied Materials, Inc.Inventors: Nagarajan Rajagopalan, Meiyee Shek, Albert Lee, Annamalai Lakshmanan, Li-Qun Xia, Zhenjiang Cui