Oxidation And Subsequent Heat Treatment Of Substrate (epo) Patents (Class 257/E21.082)
-
Patent number: 11894192Abstract: A multilayer ceramic electronic component includes: a ceramic body including a dielectric layer having a main component represented by (Ba1-xCax)(Ti1-y(Zr, Sn, Hf)y)O3 (where, 0?x?1, 0?y?0.5), and having a plurality of grains and grain boundaries disposed between the plurality of grains, and including first and second internal electrodes alternately stacked with the dielectric layer interposed therebetween; a first external electrode; and a second external electrode, wherein the dielectric layer includes a triple point in contact with three grain boundaries and a secondary phase of Si disposed inside the triple point, wherein a dispersion of an Si content at an interface between the dielectric layer and the internal electrode may be 1% by weight or less.Type: GrantFiled: September 3, 2021Date of Patent: February 6, 2024Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seung In Baik, Hee Sun Chun, Jae Sung Park, Hyoung Uk Kim
-
Patent number: 9852954Abstract: One illustrative method disclosed herein includes performing a first plurality of epitaxial deposition processes to form a first plurality of semiconductor materials selectively above the N-active region while masking the P-active region, performing a second plurality of epitaxial deposition processes to form a second plurality of semiconductor materials selectively above the P-active region while masking the N-active region, forming an N-type transistor in and above the N-active region and forming a P-type transistor in and above the P-active region.Type: GrantFiled: October 14, 2015Date of Patent: December 26, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Vara G. Reddy Vakada, Laegu Kang, Michael Ganz, Yi Qi, Puneet Khanna, Srikanth Balaji Samavedam, Sri Charan Vemula, Manfred Eller
-
Patent number: 8916474Abstract: In accordance with an embodiment of the present invention, a semiconductor module includes a first semiconductor package having a first semiconductor die, which is disposed in a first encapsulant. An opening is disposed in the first encapsulant. A second semiconductor package including a second semiconductor die is disposed in a second encapsulant. The second semiconductor package is disposed at least partially within the opening in the first encapsulant.Type: GrantFiled: February 18, 2013Date of Patent: December 23, 2014Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef H•glauer
-
Patent number: 8878275Abstract: In one general aspect, an apparatus can include a channel region disposed in a semiconductor substrate, a gate dielectric disposed on the channel region and a drift region disposed in the semiconductor substrate adjacent to the channel region. The apparatus can further include a field plate having an end portion disposed between a top surface of the semiconductor substrate and the gate dielectric The end portion can include a surface in contact with the gate dielectric, the surface having a first portion aligned along a first plane non-parallel to a second plane along which a second portion of the surface is aligned, the first plane being non-parallel to the top surface of the semiconductor substrate and the second plane being non-parallel to the top surface of the semiconductor substrate.Type: GrantFiled: February 18, 2013Date of Patent: November 4, 2014Assignee: Fairchild Semiconductor CorporationInventors: Sunglyong Kim, Mark Schmidt, Christopher Nassar, Steven Leibiger
-
Patent number: 8828776Abstract: Multi-zone, solar cell diffusion furnaces having a plurality of radiant element (SiC) or/and high intensity IR lamp heated process zones, including baffle, ramp-up, firing, soaking and cooling zone(s). The transport of solar cell wafers, e.g., silicon, selenium, germanium or gallium-based solar cell wafers, through the furnace is implemented by use of an ultra low-mass, wafer transport system comprising laterally spaced shielded, synchronously driven, metal bands or chains carrying non-rotating alumina tubes suspended on wires between them. The wafers rest on raised circumferential standoffs spaced laterally along the alumina tubes, which reduces contamination. The high intensity IR flux rapidly photo-radiation conditions the wafers so that diffusion occurs >3× faster than conventional high-mass thermal furnaces. Longitudinal side wall heaters comprising coil heaters in Inconel sheaths inserted in carrier tubes are employed to insure even heating of wafer edges adjacent the side walls.Type: GrantFiled: July 2, 2012Date of Patent: September 9, 2014Assignee: TP Solar, Inc.Inventors: Richard W. Parks, Luis Alejandro Rey Garcia, Peter G. Ragay
-
Patent number: 8815699Abstract: Generally, the present disclosure is directed to methods for forming reverse shallow trench isolation structures with super-steep retrograde wells for use with field effect transistor elements. One illustrative method disclosed herein includes performing a thermal oxidation process to form a layer of thermal oxide material on a semiconductor layer of a semiconductor substrate, and forming a plurality of openings in the layer of thermal oxide material to form a plurality of isolation regions from the layer of thermal oxide material, wherein each of the plurality of openings exposes a respective surface region of the semiconductor layer.Type: GrantFiled: November 7, 2012Date of Patent: August 26, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Tong Weihua, Krishnan Bharat, Lun Zhao, Kim Seung, Lee Yongmeng, Kim Sun
-
Patent number: 8501636Abstract: A method for fabricating silicon dioxide layer is disclosed. The method includes the following steps. Firstly, a semiconductor substrate is provided. Next, the semiconductor substrate is cleaned with a solution containing hydrogen peroxide to form a chemical oxide layer on the semiconductor substrate. Then, the chemical oxide layer is heated in no oxygen atmosphere, such that the chemical oxide layer forms a compact layer. Then, the semiconductor substrate is heated in oxygen atmosphere to form a silicon dioxide layer between the semiconductor substrate and the compact layer.Type: GrantFiled: July 24, 2012Date of Patent: August 6, 2013Assignee: United Microelectronics Corp.Inventors: Shao-Wei Wang, Yu-Ren Wang, Chien-Liang Lin, Ying-Wei Yen, Kun-Yuan Lo, Chih-Wei Yang
-
Patent number: 8450219Abstract: An Al2O3 thin film layer is fabricated. Atmospheric pressure chemical vapor deposition (APCVD) is processed in a normal atmospheric pressure and a low temperature. On a surface of a p-type or n-type silicon crystal wafer having a purity between 5N (99.999%) and 9N (99.9999999%), the Al2O3 thin film layer is deposited and fabricated. The deposition and fabrication are done to obtain chemical passivation and field effect passivation. In this way, the present invention can be applied in solar cells and other photoelectric devices with reduced leakage of surface currents and improved photoelectric conversion.Type: GrantFiled: September 29, 2011Date of Patent: May 28, 2013Assignee: Atomic Energy Council—Institute of Nuclear ResearchInventor: Tsun-Neng Yang
-
Patent number: 8354349Abstract: A semiconductor device includes a plurality of wiring lines which are provided on an upper side of a semiconductor substrate and which have connection pad portions, and columnar electrodes are provided on the connection pad portions of the wiring lines. A first sealing film is provided around the columnar electrodes on the upper side of the semiconductor substrate and on the wiring lines. A second sealing film is provided on the first sealing film. The first sealing film is made of a resin in which fillers are not mixed, and the second sealing film is made of a material in which fillers are mixed in a resin.Type: GrantFiled: March 19, 2010Date of Patent: January 15, 2013Assignee: Casio Computer Co., Ltd.Inventor: Junji Shiota
-
Patent number: 8288184Abstract: A production method for producing a semiconductor device capable of improving surface flatness and suppressing a variation in electrical characteristics of the semiconductor chip, and improving production yield. The production method includes the steps of: forming a first insulating film on a semiconductor substrate and on a conductive pattern film formed on the semiconductor substrate and reducing a thickness of the first insulating film in a region where the conductive pattern film is arranged by patterning; forming a second insulating film and polishing the second insulating film, thereby forming a flattening film; implanting a substance for cleavage into the semiconductor substrate through the flattening film, thereby forming a cleavage layer; transferring the semiconductor chip onto a substrate with an insulating surface so that the chip surface on the side opposite to the semiconductor substrate is attached thereto; and separating the semiconductor substrate from the cleavage layer.Type: GrantFiled: October 14, 2008Date of Patent: October 16, 2012Assignee: Sharp Kabushiki KaishaInventors: Michiko Takei, Yutaka Takafuji, Yasumori Fukushima, Kazuhide Tomiyasu, Steven Roy Droes
-
Patent number: 8247301Abstract: A substrate having, on a base material, a barrier film for preventing copper diffusion containing one or more metal elements selected from tungsten, molybdenum and niobium, a metal element having a catalytic function in electroless plating such as ruthenium, rhodium, and iridium, and nitrogen contained in the form of a nitride of the aforementioned one or more metal elements selected from tungsten, molybdenum and niobium. The barrier film for preventing copper diffusion is manufactured by sputtering in a nitrogen atmosphere using a target containing one or more metal elements selected from tungsten, molybdenum and niobium and the aforementioned metal element having a catalytic function in electroless plating.Type: GrantFiled: November 26, 2008Date of Patent: August 21, 2012Assignee: Nippon Mining & Metals Co., Ltd.Inventors: Junichi Ito, Atsushi Yabe, Junnosuke Sekiguchi, Toru Imori
-
Patent number: 8236596Abstract: Multi-zone, solar cell diffusion furnaces having a plurality of radiant element (SiC) or/and high intensity IR lamp heated process zones, including baffle, ramp-up, firing, soaking and cooling zone(s). The transport of solar cell wafers, e.g., silicon, selenium, germanium or gallium-based solar cell wafers, through the furnace is implemented by use of an ultra low-mass, wafer transport system comprising laterally spaced shielded metal bands or chains carrying non-rotating alumina tubes suspended on wires between them. The wafers rest on raised circumferential standoffs spaced laterally along the alumina tubes, which reduces contamination. The bands or chains are driven synchronously at ultra-low tension by a pin drive roller or sprocket at either the inlet or outlet end of the furnace, with appropriate tensioning systems disposed in the return path. The high intensity IR flux rapidly photo-radiation conditions the wafers so that diffusion occurs >3× faster than conventional high-mass thermal furnaces.Type: GrantFiled: August 19, 2011Date of Patent: August 7, 2012Assignee: TP Solar, Inc.Inventors: Richard W. Parks, Luis Alejandro Rey Garcia, Peter M. Ragay
-
Patent number: 8211778Abstract: A substrate may have active areas at different levels separated by a mask. Along the mask may be a shallow trench isolation. Along the shallow trench isolation may be a LOCOS isolation. The shape of a substrate transition region between the levels may be tunably controlled. The shallow trench isolation may reduce the bird's beak effect.Type: GrantFiled: December 23, 2008Date of Patent: July 3, 2012Assignee: Micron Technology, Inc.Inventors: Roberto Colombo, Luca Di Piazza
-
Patent number: 8198104Abstract: A method of manufacturing a semiconductor device on a semiconductor substrate, includes the steps of forming a first metal film on a front surface of the semiconductor substrate; forming a second metal film on the surface of the first metal film; activating a surface of the second metal film to provide an activated surface; and forming a plated film on the activated surface by a wet plating method in a plating bath that includes a reducing agent that is oxidized during plating and that has a rate of oxidation, wherein the second metal film is a metal film mainly composed of a first substance that enhances the rate of oxidation of the reducing agent in the plating bath. Wet plating is preferably an electroless process.Type: GrantFiled: March 22, 2010Date of Patent: June 12, 2012Assignee: Fuji Electric Co., Ltd.Inventors: Yuichi Urano, Takayasu Horasawa
-
Patent number: 8163659Abstract: In method and apparatus for oxide film formation, light in an ultraviolet light range is irradiated on a substrate, a starting gas of an organosilicon and an ozone gas are supplied to the substrate to form an oxide film on a surface of the substrate, and the ozone gas is mixed with the starting gas at room temperature and a mixture quantity of the ozone gas with the starting gas is set to be equal to a chemical equivalent or more necessary for totally oxidizing the starting gas.Type: GrantFiled: August 22, 2007Date of Patent: April 24, 2012Assignees: Meidensha Corporation, National Institute of Advanced Industrial Science and TechnologyInventors: Tetsuya Nishiguchi, Naoto Kameda, Shigeru Saitou, Hidehiko Nonaka, Shingo Ichimura
-
Patent number: 8158487Abstract: The invention relates to a process for annealing a structure that includes at least one wafer, with the annealing process including conducting a first annealing of the structure in an oxidizing atmosphere while holding the structure in contact with a holder in a first position in order to oxidize at least portion of the exposed surface of the structure, shifting the structure on the holder into a second position in which non-oxidized regions of the structure are exposed, and conducting a second annealing of the structure in an oxidizing atmosphere while holding the structure in the second position. The process provides an oxide layer on the structure.Type: GrantFiled: January 21, 2011Date of Patent: April 17, 2012Assignee: SoitecInventors: Nicolas Sousbie, Bernard Aspar, Thierry Barge, Chrystelle Lagahe Blanchard
-
Patent number: 8138064Abstract: A method for producing a silicon film-transferred insulator wafer is disclosed. The method includes a surface activation step of performing a surface activation treatment on at least one of a surface of an insulator wafer and a hydrogen ion-implanted surface of a single crystal silicon wafer into which a hydrogen ion has been implanted to form a hydrogen ion-implanted layer; a bonding step that bonds the hydrogen ion-implanted surface to the surface of the insulator wafer to obtain bonded wafers; a first heating step that heats the bonded wafers; a grinding and/or etching step of grinding and/or etching a surface of a single crystal silicon wafer side of the bonded wafers; a second heating step that heats the bonded wafers; and a detachment step to detach the hydrogen ion-implanted layer by applying a mechanical impact to the hydrogen ion-implanted layer of the bonded wafers thus heated at the second temperature.Type: GrantFiled: October 29, 2009Date of Patent: March 20, 2012Assignee: Shin-Etsu Chemical Co., Ltd.Inventors: Shoji Akiyama, Yoshihiro Kubota, Atsuo Ito, Makoto Kawai, Kouichi Tanaka, Yuji Tobisaka, Yoshihiro Nojima
-
Patent number: 7977254Abstract: A method of forming a gate insulator in the manufacture of a semiconductor device comprises conducting a photo-assisted electrochemical process to form a gate-insulating layer on a gallium nitride layer of the semiconductor device, wherein the gate-insulating layer includes gallium oxynitride and gallium oxide, and performing a rapid thermal annealing process. The photo-assisted electrochemical process uses an electrolyte bath including buffered CH3COOH at a pH between about 5.5 and 7.5. The rapid thermal annealing process is conducted in O2 environment at a temperature between about 500° C. and 800° C.Type: GrantFiled: June 27, 2007Date of Patent: July 12, 2011Assignee: Tekcore Co., Ltd.Inventors: Lung-Han Peng, Han-Ming Wu, Jing-Yi Lin
-
Patent number: 7939454Abstract: A method for packaging solar cell module. The method includes providing a first substrate member and forming a plurality of thin film photovoltaic cells overlying the surface region of the first substrate member. A first connector member and a second connector member having a second thickness are operably coupled to each of the plurality of thin film photovoltaic cells. A first spacer element and a second spacer element overly portions of the surface region of the first substrate member. The method provides a laminating material overlying the plurality of thin film photovoltaic cells, the spacer elements, and the connector members. A second substrate member overlies the laminating material. A lamination process is performed to form the solar cell module by maintaining a spatial gap occupied by the laminating material between an upper surface regions of the connector members and the second substrate member using the spacer elements.Type: GrantFiled: March 18, 2009Date of Patent: May 10, 2011Assignee: Stion CorporationInventor: Chester A. Farris, III
-
Patent number: 7892934Abstract: On the side of a surface (the bonding surface side) of a single crystal Si substrate, a uniform ion implantation layer is formed at a prescribed depth (L) in the vicinity of the surface. The surface of the single crystal Si substrate and a surface of a transparent insulating substrate as bonding surfaces are brought into close contact with each other, and bonding is performed by heating the substrates in this state at a temperature of 350° C. or below. After this bonding process, an Si—Si bond in the ion implantation layer is broken by applying impact from the outside, and a single crystal silicon thin film is mechanically peeled along a crystal surface at a position equivalent to the prescribed depth (L) in the vicinity of the surface of the single crystal Si substrate.Type: GrantFiled: November 1, 2006Date of Patent: February 22, 2011Assignee: Shin-Etsu Chemical Co., Ltd.Inventors: Makoto Kawai, Yoshihiro Kubota, Atsuo Ito, Koichi Tanaka, Yuuji Tobisaka, Shoji Akiyama
-
Patent number: 7884012Abstract: A method is provided for void-free copper (Cu) filling of recessed features in a semiconductor device. The method includes providing a patterned substrate containing a recessed feature, depositing a barrier film on the patterned substrate, including in the recessed feature, depositing a Ru metal film on the barrier film, and depositing a discontinuous Cu seed layer on the Ru metal film, where the Cu seed layer partially covers the Ru metal film in the recessed feature. The method further includes exposing the substrate to an oxidation source gas that oxidizes the Cu seed layer and the portion of the Ru metal film not covered by the Cu seed layer, heat-treating the oxidized Cu seed layer and the oxidized Ru metal film under high vacuum conditions or in the presence of an inert gas to activate the oxidized Ru metal film for Cu plating, and filling the recessed feature with bulk Cu metal.Type: GrantFiled: September 28, 2007Date of Patent: February 8, 2011Assignee: Tokyo Electron LimitedInventors: Kenji Suzuki, Tadahiro Ishizaka, Miho Jomen, Jonathan Rullan
-
Patent number: 7736963Abstract: In an embodiment, a method of forming a gate structure for a semiconductor device includes forming a preliminary gate structure on a semiconductor substrate. The preliminary gate structure includes a gate oxide pattern and a conductive pattern sequentially stacked on the substrate. Then, a re-oxidation process is performed to the substrate having the preliminary gate structure using an oxygen radical including at least one oxygen atom, so that an oxide layer is formed on a surface of the substrate and sidewalls of the preliminary gate structure to form the gate structure for a semiconductor device. The thickness of the gate oxide pattern is prevented from increasing, and the quality of the oxide layer is improved.Type: GrantFiled: July 5, 2005Date of Patent: June 15, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Woong Lee, Young-Sub You, Hun-Hyeoung Leam, Yong-Woo Hyung, Jai-Dong Lee, Ki-Su Na, Jung-Hwan Kim
-
Patent number: 7727780Abstract: A semiconductor manufacturing apparatus and substrate processing method includes a step of acquiring a measurement value based on a first detecting and a second detecting section and determining a first difference of measurement values between the first detecting section and the second detecting section, comparing between a previously stored second difference between measurement values concerning the first detecting section and the second detecting section, calculating a correction value for a pressure in a cooling-gas passage provided between a process chamber and a heating device depending upon the first difference when the first difference is different from the second difference, and correcting the pressure value based on the pressure correction value, and a step of processing the substrate by flowing a cooling gas through the cooling-gas passage while heating the process chamber, and placing the heating device and the cooling device under a control section depending upon a pressure value corrected.Type: GrantFiled: January 23, 2008Date of Patent: June 1, 2010Assignee: Hitachi Kokusai Electric Inc.Inventors: Masashi Sugishita, Masaaki Ueno, Akira Hayashida
-
Patent number: 7687364Abstract: A multi-component low-k isolation spacer for a conductive region in a semiconductor structure is described. In one embodiment, a replacement isolation spacer process is utilized to enable the formation of a two-component low-k isolation spacer adjacent to a sidewall of a gate electrode in a MOS-FET device.Type: GrantFiled: August 7, 2006Date of Patent: March 30, 2010Assignee: Intel CorporationInventor: Bernhard Sell
-
Patent number: 7645619Abstract: Example embodiments of the present invention disclose a semiconductor memory device and a method of forming a memory device. A semiconductor memory device may include a digit line disposed on a substrate, an intermediate insulating layer covering the digit line, a magnetic tunnel junction (MTJ) pattern disposed on the intermediate insulating layer and over the digit line, the MTJ pattern including a sequentially stacked lower magnetic pattern, upper magnetic pattern, and capping pattern, wherein the capping pattern does not react with the upper magnetic pattern at a temperature above about 280° C., and a bit line connected to the capping pattern and disposed to intersect the digit line.Type: GrantFiled: February 29, 2008Date of Patent: January 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Chung Oh, Jang-Eun Lee, Jun-Soo Bae, Hyun-Jo Kim, Kyung-Tae Nam, Young-Ki Ha
-
Patent number: 7622402Abstract: The surface of an insulating film disposed on an electronic device substrate is irradiated with plasma based on a process gas comprising at least an oxygen atom-containing gas, to thereby form an underlying film at the interface between the insulating film and the electronic device substrate. A good underlying film is provided at the interface between the insulating film and the electronic device substrate, so that the thus formed underlying film can improve the property of the insulating film.Type: GrantFiled: March 31, 2003Date of Patent: November 24, 2009Assignee: Tokyo Electron LimitedInventors: Takuya Sugawara, Yoshihide Tada, Genji Nakamura, Shigenori Ozaki, Toshio Nakanishi, Masaru Sasaki, Seiji Matsuyama, Kazuhide Hasebe, Shigeru Nakajima, Tomonori Fujiwara
-
Patent number: 7563628Abstract: Disclosed is a method of fabricating an optical waveguide device including the steps of forming a mask over a waveguide core material layer so as to leave a portion of the layer exposed, and exposing the structure to an oxidizing environment to form an oxide layer on the waveguide core material layer at least in the exposed portion thereby defining the lateral dimension of the waveguide core. The resulting waveguide core has extremely smooth surfaces for low optical losses.Type: GrantFiled: November 3, 2005Date of Patent: July 21, 2009Assignee: Lehigh UniversityInventors: Thomas L. Koch, Robert M. Pafchek, Mark A. Webster
-
Patent number: 7550328Abstract: Disclosed herein is a method for production of a thin-film semiconductor device which includes, a first step to form a gate electrode on a substrate, a second step to form a gate insulating film of silicon oxynitride on the substrate in such a way as to cover the gate electrode, a third step to form a semiconductor thin film on the gate insulating film, and a fourth step to perform heat treatment in an oxygen-containing oxidizing atmosphere for modification through oxygen binding with oxygen-deficient parts in the silicon oxynitride film constituting the gate insulating film.Type: GrantFiled: January 9, 2008Date of Patent: June 23, 2009Assignee: Sony CorporationInventor: Masafumi Kunii
-
Publication number: 20090061559Abstract: A manufacture method for a ZnO-containing compound semiconductor layer has the steps of: (a) preparing a substrate; and (b) growing a ZnO-containing semiconductor layer above the substrate by supplying at the same time at least Zn and O as source gases and S as surfactant. There is provided the manufacture method for the ZnO-containing compound semiconductor layer with improved flatness.Type: ApplicationFiled: August 20, 2008Publication date: March 5, 2009Applicant: Stanley Electric Co., Ltd.Inventors: Tomofumi YAMAMURO, Michihiro Sano, Hiroyuki Kato, Akio Ogawa
-
Patent number: 7446000Abstract: A method of fabricating a semiconductor device including gate dielectrics having different thicknesses may be provided. A method of fabricating a semiconductor device may include providing a substrate having a higher voltage device region and a lower voltage device region, forming an anti-oxidation layer on the substrate, and selectively removing portions of the anti-oxidation layer on the substrate. The method may also include performing a first thermal oxidization on the substrate to form a field oxide layer on the selectively removed portions of the anti-oxidation layer, removing the anti-oxidation layer disposed on the higher voltage device region, performing a second thermal oxidization on the substrate to form a central higher voltage gate oxide layer on the higher voltage device region, removing the anti-oxidation layer disposed on the lower voltage device region, and performing a third thermal oxidization on the substrate to form a lower voltage gate oxide layer on the lower voltage device region.Type: GrantFiled: July 18, 2007Date of Patent: November 4, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-hak Lee, Kwang-dong Yoo, Sang-bae Yi, Soo-cheol Lee, Mueng-ryul Lee
-
Patent number: 7410854Abstract: Generally disclosed is a method of a device comprising forming a polysilicon stack including a first and a second polysilicon layer with an intervening etch stop layer, wherein the first polysilicon layer height is at least one third a height of the polysilicon stack height, removing the second polysilicon layer and the etch stop layer, and reacting the first polysilicon layer with a metal to fully silicide the first polysilicon layer. Fully silicided (FUSI) gates can hence be formed with uniform gate height. The thin first polysilicon layer allows for siliciding with a lower thermal budge and with better uniformity of the silicide concentration throughout the layer.Type: GrantFiled: October 5, 2006Date of Patent: August 12, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Liang-Gi Yao, Hun-Jan Tao, Shih-Chang Chen, Mong-Song Liang
-
Patent number: 7381631Abstract: This invention relates to a method of fabricating nano-dimensional structures, comprising: depositing at least one deformable material upon a substrate such that the material includes at least one portion; and creating an oxidizable layer located substantially adjacent to the deposited deformable material such that at least a portion of the oxidized portion of the oxidizable layer interacts with the at least one portion of the deformable material to apply a localized pressure upon the at least one portion of the deformable material.Type: GrantFiled: July 5, 2005Date of Patent: June 3, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Peter Mardilovich, Pavel Kornilovich, Randy Hoffman
-
Patent number: 7372090Abstract: Example embodiments of the present invention disclose a semiconductor memory device and a method of forming a memory device. A semiconductor memory device may include a digit line disposed on a substrate, an intermediate insulating layer covering the digit line, a magnetic tunnel junction (MTJ) pattern disposed on the intermediate insulating layer and over the digit line, the MTJ pattern including a sequentially stacked lower magnetic pattern, upper magnetic pattern, and capping pattern, wherein the capping pattern does not react with the upper magnetic pattern at a temperature above about 280° C., and a bit line connected to the capping pattern and disposed to intersect the digit line.Type: GrantFiled: February 6, 2006Date of Patent: May 13, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Chung Oh, Jang-Eun Lee, Jun-Soo Bae, Hyun-Jo Kim, Kyung-Tae Nam, Young-Ki Ha
-
Patent number: 7288430Abstract: An efficient method of fabricating a high-quality heteroepitaxial microstructure having a smooth surface. The method includes detaching a layer from a base structure to provide a carrier substrate having a detached surface, and then forming a heteroepitaxial microstructure on the detached surface of the carrier substrate by depositing an epitaxial layer on the detached surface of a carrier substrate. Also included is a heteroepitaxial microstructure fabricated from such method.Type: GrantFiled: June 24, 2005Date of Patent: October 30, 2007Assignee: S.O.I.Tec Silicon on Insulator TechnolgoiesInventors: Bruce Faure, Fabrice Letertre, Bruno Ghyselen
-
Publication number: 20070218707Abstract: A process of forming an electronic device can include forming a patterned oxidation-resistant layer over a semiconductor layer that overlies a substrate, and patterning the semiconductor layer to form a semiconductor island. The semiconductor island includes a first surface and a second surface opposite the first surface, and the first surface lies closer to the substrate, as compared to the second surface. The process can also include forming an oxidation-resistant material along a side of the semiconductor island or selectively depositing a semiconductor material along a side of the semiconductor island. The process can further include exposing the patterned oxidation-resistant layer and the semiconductor island to an oxygen-containing ambient, wherein a first portion of the semiconductor island along the first surface is oxidized during exposing the patterned oxidation-resistant layer, the semiconductor island, and the oxidation-resistant material to an oxygen-containing ambient.Type: ApplicationFiled: March 15, 2006Publication date: September 20, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Mariam Sadaka, Bich-Yen Nguyen, Voon-Yew Thean
-
Patent number: 7205231Abstract: The present invention is directed to a method for thermally processing a substrate in a thermal processing system. The method provides an amount of heat to the substrate and obtains information associated with the substrate when the amount of heat is provided. For example, the substrate is provided at a presoak position within the thermal processing system, wherein the presoak position, and one or more properties associated with the substrate, such as a position and temperature, are measured. An optimal process parameter value to provide an optimal thermal uniformity of the substrate is then determined, based, at least in part, on the information obtained from the substrate. For example, a soak position of the substrate is determined, wherein the determination is based, at least in part, on the one or more measured properties associated with the substrate, and a thermal uniformity associated with a reference data set.Type: GrantFiled: October 29, 2004Date of Patent: April 17, 2007Assignee: Axcelis Technologies, Inc.Inventors: Peter A. Frisella, Paul Lustiber, James Willis
-
Patent number: 7157383Abstract: After cleaning a surface of a silicon substrate (1), impurities and natural oxide film existing on the silicon substrate (1) are removed by soaking the silicon substrate (1) in a 0.5%-by-volume HF aqueous solution for 5 minutes. The silicon substrate (1) is rinsed (cleaned) with ultrapure water for five minutes. Then, the silicon substrate (1) is soaked for 30 minutes in azeotropic nitric acid heated to an azeotropic temperature of 120.7° C. In this way, an extremely thin chemical oxide film (5) is formed on the surface of the silicon substrate (1). Subsequently, a metal film (6) (aluminum-silicon alloy film) is deposited, followed by heating in a hydrogen-containing gas at 200° C. for 20 minutes. Through the heat processing in the hydrogen-containing gas, hydrogen reacts with interface states and defect states in the chemical oxide film (5), causing disappearance of the interface states and defect states. As a result, the quality of the film can be improved.Type: GrantFiled: May 21, 2003Date of Patent: January 2, 2007Assignee: Japan Science and Technology AgencyInventor: Hikaru Kobayashi
-
Patent number: 7141513Abstract: After ion implantation, thermal ashing is performed using ozone at a pressure of between about 0.01 to about 1000 Torr at below 1000° C. to remove the resist. Since the process includes a substantial amount of ozone, the resist can be completely oxidized, thus leaving no residue or other contaminates to remain on the substrate. Using ozone allows fast resist removal with minimal residue at low temperatures.Type: GrantFiled: October 21, 2004Date of Patent: November 28, 2006Assignee: WaferMasters, Inc.Inventor: Woo Sik Yoo