Conductor Layer Next To Insulator Is Si Or Ge Or C And Their Non-si Alloys (epo) Patents (Class 257/E21.201)
-
Patent number: 9837424Abstract: An insulating film, which is sandwiched between a gate electrode formed on an SOI layer constituting an SOI substrate and an epitaxial layer formed on the SOI layer and including a high-concentration diffusion region and is formed in contact with a side wall of the gate electrode, is set as a target of dielectric breakdown in a write operation in an anti-fuse element.Type: GrantFiled: October 3, 2015Date of Patent: December 5, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yoshiki Yamamoto
-
Patent number: 9412859Abstract: Methods for forming a semiconductor device are provided. In one embodiment, a gate structure having a gate insulating layer and a gate electrode structure formed on the gate insulating layer is provided. The methods provide reducing a dimension of the gate electrode structure relative to the gate insulating layer along a direction extending in parallel to a direction connecting the source and drain. A semiconductor device structure having a gate structure including a gate insulating layer and a gate electrode structure formed above the gate insulating layer is provided, wherein a dimension of the gate electrode structure extending along a direction which is substantially parallel to a direction being oriented from source to drain is reduced relative to a dimension of the gate insulating layer. According to some examples, gate structures are provided having a gate silicon length which is decoupled from the channel width induced by the gate structure.Type: GrantFiled: March 11, 2013Date of Patent: August 9, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Ralf Richter, Peter Javorka, Jan Hoentschel, Stefan Flachowsky
-
Patent number: 8324091Abstract: During a manufacturing sequence for forming a sophisticated high-k metal gate structure, a cover layer, such as a silicon layer, may be deposited on a metal cap layer in an in situ process in order to enhance integrity of the metal cap layer. The cover layer may provide superior integrity during the further processing, for instance in view of performing wet chemical cleaning processes and the subsequent deposition of a silicon gate material.Type: GrantFiled: February 24, 2010Date of Patent: December 4, 2012Assignee: GLOBALFOUNDRIES Inc.Inventors: Joachim Metzger, Robert Binder, Markus Lenski, Klaus Hempel
-
Patent number: 7902048Abstract: A method of forming a phase change layer may include providing a bivalent first precursor having germanium (Ge), a second precursor having antimony (Sb), and a third precursor having tellurium (Te) onto a surface on which the phase change layer is to be formed. The phase change layer may be formed by CVD (e.g., MOCVD, cyclic-CVD) or ALD. The composition of the phase change layer may be varied by modifying the deposition pressure, deposition temperature, and/or supply rate of reaction gas. The deposition pressure may range from about 0.001-10 torr, the deposition temperature may range from about 150-350° C., and the supply rate of the reaction gas may range from about 0-1 slm. Additionally, the above phase change layer may be provided in a via hole and bounded by top and bottom electrodes to form a storage node.Type: GrantFiled: October 22, 2007Date of Patent: March 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Woong-chul Shin, Jae-ho Lee, Youn-seon Kang
-
Patent number: 7883976Abstract: A semiconductor device and method for manufacturing the device with a planar halo profile is provided. The semiconductor device can be a MOSFET. The method of forming the structure includes forming an angled spacer adjacent a gate structure and implanting a halo implant at an angle to form a halo profile having low dopant concentration near a gate dielectric under the gate structure. The structure includes an underlying wafer or substrate and an angled gate spacer having an upper portion and an angled lower portion. The upper portion is structured to prevent halo dopants from penetrating an inversion layer of the structure. The structure further includes a low concentration halo dopant within a channel of a gate structure.Type: GrantFiled: December 13, 2007Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Huilong Zhu, Jing Wang
-
Patent number: 7811891Abstract: A semiconductor process and apparatus uses a predetermined sequence of patterning and etching steps to etch a gate stack (30, 32) formed over a substrate (36), thereby forming an etched gate (33) having a vertical sidewall profile (35). By constructing the gate stack (30, 32) with a graded material composition of silicon-based layers, the composition of which is selected to counteract the etching tendencies of the predetermined sequence of patterning and etching steps, a more idealized vertical gate sidewall profile (35) may be obtained.Type: GrantFiled: January 13, 2006Date of Patent: October 12, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Marius K. Orlowski, Olubunmi O. Adetutu, Phillip J. Stout
-
Patent number: 7625772Abstract: Method for making an electromechanical component on a plane substrate and comprising at least one structure vibrating in the plane of the substrate and actuation electrodes. The method comprises at least the following steps in sequence: formation of the substrate comprising one silicon area partly covered by two insulating areas, formation of a sacrificial silicon and germanium alloy layer by selective epitaxy starting from the uncovered part of the silicon area, formation of a strongly doped silicon layer by epitaxy, comprising a monocrystalline area arranged on said sacrificial layer and two polycrystalline areas arranged on insulating areas, simultaneous formation of the vibrating structure and actuation electrodes, by etching of a predetermined pattern in the monocrystalline area designed to form spaces between the electrodes and the vibrating structure, elimination of said sacrificial silicon and germanium alloy layer by selective etching.Type: GrantFiled: September 27, 2007Date of Patent: December 1, 2009Assignee: Commissariat a l'Energie AtomiqueInventors: Fabrice Casset, Cedric Durand, Pascal Ancey
-
Patent number: 7579277Abstract: A semiconductor device in which the diffusion of copper from a wire is prevented and a method for fabricating such a semiconductor device. For example, a via groove and a wire groove are formed in a multilayer structure including a UDC diffusion barrier film, a porous silica film, a middle UDC stopper film, a porous silica film, a UDC diffusion barrier film, and the like, and the surfaces the UDC diffusion barrier film, the middle UDC stopper film, and the UDC diffusion barrier film that get exposed in the via groove and the wire groove are irradiated with hydrogen plasma, thereby making the surface of each exposed SiC film silicon-rich. After the plasma irradiation, a Ta film is formed in the via groove and the wire groove and copper is embedded in these grooves. By making the surface of each SiC film which is to touch the Ta film silicon-rich in advance, the crystal structure of the Ta film can be controlled so that copper cannot pierce through the Ta film. This prevents copper from diffusing from a wire.Type: GrantFiled: June 13, 2006Date of Patent: August 25, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Tamotsu Owada, Hisaya Sakai, Shun-ichi Fukuyama
-
Publication number: 20090121224Abstract: A dual gate of a semiconductor device includes a semiconductor substrate divided into a cell region with a recessed gate forming area and a peripheral region with PMOS and NMOS forming areas; first and second conductive type SiGe layers, the first conductive type SiGe layer being formed over the cell region and the PMOS forming area of the peripheral region, and the second conductive type SiGe layer being formed over the NMOS forming area of the peripheral region; first and second conductive type polysilicon layers, the first conductive type polysilicon layer being formed over the first conductive type SiGe layer and the second conductive type polysilicon layer being formed over the second conductive type SiGe layer; and a metallic layer and a hard mask layer stacked over the first and second conductive type polysilicon layers.Type: ApplicationFiled: January 2, 2008Publication date: May 14, 2009Inventor: Young Hoon KIM
-
Patent number: 7495313Abstract: Germanium circuit-type structures are facilitated. In one example embodiment, a multi-step growth and anneal process is implemented to grow Germanium (Ge) containing material, such as heteroepitaxial-Germanium, on a substrate including Silicon (Si) or Silicon-containing material. In certain applications, defects are generally confined near a Silicon/Germanium interface, with defect threading to an upper surface of the Germanium containing material generally being inhibited. These approaches are applicable to a variety of devices including Germanium MOS capacitors, pMOSFETs and optoelectronic devices.Type: GrantFiled: July 22, 2005Date of Patent: February 24, 2009Assignees: Board of Trustees of the Leland Stanford Junior University, Canon Kabushiki KaishaInventors: Ammar Munir Nayfeh, Chi On Chui, Krishna C. Saraswat, Takao Yonehara
-
Patent number: 7435628Abstract: A vertical MOS transistor has a source region, a channel region, and a drain region that are vertically stacked, and a trench that extends from the top surface of the drain region through the drain region, the channel region, and partially into the source region. The vertical MOS transistor also has an insulation layer that lines the trench, and a conductive gate region that contacts the insulation layer to fill up the trench.Type: GrantFiled: July 27, 2007Date of Patent: October 14, 2008Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, Yuri Mirgorodski, Vladislav Vashchenko, Peter Johnson
-
Patent number: 7407881Abstract: Enhanced step coverage and reduced resistivity of a TaSiN layer may be achieved when a semiconductor device is manufactured by: forming an interlayer insulating layer on a semiconductor substrate, the interlayer insulating layer having a contact hole that partially exposes the substrate; depositing a TaN thin film on the interlayer insulating layer and in the contact hole using a reaction gas containing a Ta precursor and a nitrogen source gas; removing impurities from the TaN thin film; forming a TaSiN thin film by reacting the impurity-removed TaN thin film with a silicon source gas, and repeating the TaN-depositing, impurity-removing, and silicon source gas-reacting steps.Type: GrantFiled: July 8, 2005Date of Patent: August 5, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Han-Choon Lee